

5V or 3V NVRAM SUPERVISOR FOR UP TO 8 LPSRAMs

FEATURES SUMMARY

- CONVERTS LOW POWER SRAM INTO NVRAMs
- PRECISION POWER MONITORING and POWER SWITCHING CIRCUITRY
- AUTOMATIC WRITE-PROTECTION WHEN V_{CC} IS OUT-OF-TOLERANCE
- TWO-INPUT DECODER ALLOWS CONTROL FOR UP TO 8 SRAMs (with 2 devices active in parallel)
- CHOICE OF SUPPLY VOLTAGES and POWER-FAIL DESELECT VOLTAGES:
 - M40Z300:

 $V_{CC} = 4.5V \text{ to } 5.5V$

THS = V_{SS} : $4.5V \le V_{PFD} \le 4.75V$

THS = V_{OUT} : $4.2V \le V_{PFD} \le 4.5V$

- M40Z300W:

 $V_{CC} = 3.0V \text{ to } 3.6V$

THS = V_{SS} : $2.8V \le V_{PFD} \le 3.0V$

 $V_{CC} = 2.7V \text{ to } 3.3V$

THS = V_{OUT} : $2.5 \le V_{PFD} \le 2.7V$

- RESET OUTPUT (RST) FOR POWER ON RESET
- BATTERY LOW PIN (BL)
- LESS THAN 12ns CHIP ENABLE ACCESS PROPAGATION DELAY (for 5.0V device)
- PACKAGING INCLUDES A 28-LEAD SOIC and SNAPHAT[®] TOP (to be Ordered Separately), OR A 16-LEAD SOIC
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY

Figure 1. 16-pin SOIC Package





Figure 2. 28-pin SOIC Package



November 2003 1/20

M40Z300, M40Z300W

TABLE OF CONTENTS

DESCRIPTION	3
Logic Diagram (Figure 3.)	3
Signal Names (Table 1.)	3
28-pin SOIC Connections (Figure 4.)	
M40Z300 16-pin SOIC Connections (Figure 5.)	4
M40Z300W 16-pin SOIC Connections (Figure 6.)	4
Hardware Hookup (Figure 7.)	5
OPERATION	6
Two to Four Decode	6
Truth Table (Table 2.)	
Address-Decode Time (Figure 8.)	
Data Retention Lifetime Calculation	7
Power Down Timing (Figure 9.)	8
Power Up Timing (Figure 10.)	8
Power Down/Up Mode AC Characteristics (Table 3.)	
Power-on Reset Output	9
Battery Low Pin	
V _{CC} Noise And Negative Going Transients	
Supply Voltage Protection (Figure 11.)	. 10
MAXIMUM RATING	. 11
Absolute Maximum Ratings (Table 4.)	. 11
DC AND AC PARAMETERS	. 12
DC and AC Measurement Conditions (Table 5.)	. 12
AC Testing Load Circuit (Figure 12.)	. 12
Capacitance (Table 6.)	
DC Characteristics (Table 7.)	. 13
PACKAGE MECHANICAL INFORMATION	. 14
PART NUMBERING	. 18
SNAPHAT® Battery Table (Table 13.)	. 18
REVISION HISTORY	. 19

DESCRIPTION

The M40Z300/W NVRAM SUPERVISOR is a self-contained device which converts a standard low-power SRAM into a non-volatile memory. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition.

When an invalid V_{CC} condition occurs, the conditioned chip enable outputs (E1_{CON} to E4_{CON}) are forced inactive to write-protect the stored data in the SRAM. During a power failure, the SRAM is switched from the V_{CC} pin to the lithium cell within the SNAPHAT to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns.

The 28-pin, 330mil SOIC provides sockets with gold plated contacts for direct connection to a separate SNAPHAT housing containing the battery. The SNAPHAT housing has gold plated pins which mate with the sockets, ensuring reliable connection. The housing is keyed to prevent improper insertion. This unique design allows the SNAPHAT battery package to be mounted on top


of the SOIC package after the completion of the surface mount process which greatly reduces the board manufacturing process complexity of either directly soldering or inserting a battery into a soldered holder. Providing non-volatility becomes a "SNAP." The 16-pin SOIC provides battery pins for an external user-supplied battery.

Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is also keyed to prevent reverse insertion.

The 28-pin SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4ZXX-BR00SH" (see Table 13, page 18).

Caution: Do not place the SNAPHAT battery top in conductive foam, as this will drain the lithium button-cell battery.

Figure 3. Logic Diagram



Note: 1. For 16-pin SOIC package only.

Table 1. Signal Names

THS	Threshold Select Input
Ē	Chip Enable Input
E1 _{CON} - E4 _{CON}	Conditioned Chip Enable Output
A, B	Decoder Inputs
RST	Reset Output (Open Drain)
BL	Battery Low Output (Open Drain)
V _{OUT}	Supply Voltage Output
V _{CC}	Supply Voltage
V _{SS}	Ground
B+	Positive Battery Pin
В –	Negative Battery Pin
NC	Not Connected Internally
Note: For M407200W/ E	must be connected to the possitive bot

Note: For M40Z300W, B– must be connected to the negative battery terminal only (not to Pin 8, VSS).

Figure 4. 28-pin SOIC Connections




Figure 5. M40Z300 16-pin SOIC Connections






Figure 6. M40Z300W 16-pin SOIC Connections



Note: For M40Z300W, B– must be connected to the negative battery terminal only (not to Pin 8, V_{SS}).

Figure 7. Hardware Hookup



Note: 1. If the second chip enable pin (E2) is unused, it should be tied to V_{OUT} .

OPERATION

The M40Z300/W, as shown in Figure 7, page 5, can control up to four (eight, if placed in parallel) standard low-power SRAMs. These SRAMs must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable (E1_CON) to E4_CON) output pins follow the chip enable (E) input pin with timing shown in Figure 8, page 7 and Table 3, page 9. An internal switch connects V_{CC} to V_{OUT} . This switch has a voltage drop of less than 0.3V (I_OUT1).

 \underline{Wh} en V_{CC} degrades during a power failure, $E1_{CON}$ to $E4_{CON}$ are forced inactive independent of E. In this situation, the SRAM is unconditionally write protected as V_{CC} falls below an out-of-tolerance threshold (V_{PFD}). For the M40Z300 the power fail detection value associated with V_{PFD} is selected by the Threshold Select (THS) pin and is shown in Table 7, page 13. For the M40Z300W, the THS pin selects both the supply voltage and V_{PFD} (also shown in Table 7, page 13).

Note: In either case, THS pin must be connected to either V_{SS} or V_{OUT} .

If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time t_{WPT} , $E1_{CON}$ to $E4_{CON}$ are unconditionally driven high, write protecting the SRAM. A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below V_{PFD} (min), the user can be assured the memory will be write protected within the Write Protect Time (t_{WPT}) provided the V_{CC} fall time exceeds t_F (see Figure 8, page 7).

As V_{CC} continues to degrade, the internal switch disconnects V_{CC} and connects the internal battery to V_{OUT} . This occurs at the switchover voltage (V_{SO}) . Below the V_{SO} , the battery provides a voltage V_{OHB} to the SRAM and can supply current I_{OUT2} (see Table 7, page 13).

When V_{CC} rises above V_{SO} , V_{OUT} is switched back to the supply voltage. Outputs $E1_{CON}$ to $E4_{CON}$ are held inactive for t_{CER} (120ms maximum) after the power supply has reached V_{PFD} , independent of the \overline{E} input, to allow for processor stabilization (see Figure 10, page 8).


Two to Four Decode

The M40Z300/W includes a 2 input (A, B) decoder which allows the control of up to 4 independent SRAMs. The Truth Table for these inputs is shown in Table 2.

Table 2. Truth Table

Inputs			Outputs			
Ē	В	Α	E1 _{CON}	E2 _{CON}	E3 _{CON}	E4 _{CON}
Н	Х	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	L	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L

Figure 8. Address-Decode Time



Note: During system design, compliance with the SRAM timing parameters must comprehend the propagation delay between $\overline{E1}_{CON}$ -

Data Retention Lifetime Calculation

Most low power SRAMs on the market today can be used with the M40Z300/W NVRAM SUPERVISOR. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40Z300/W and SRAMs to be "Don't Care" once V_{CC} falls below $V_{PFD}(\mbox{min})$. The SRAM should also guarantee data retention down to V_{CC} = 2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included. If the SRAM includes a second chip enable pin (E2), this pin should be tied to V_{OUT} .

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use.

The data retention current value of the SRAMs can then be added to the I_{BAT} value of the M40Z300/W to determine the total current requirements for data retention. The available battery capacity for the SNAPHAT[®] of your choice can then be divided by this current to determine the amount of data retention available (see Table 13, page 18).

CAUTION: Take care to a<u>void</u> inad<u>ve</u>rtent discharge through V_{OUT} and E1_{CON} - E4_{CON} after battery has been attached.

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

Figure 9. Power Down Timing





Figure 10. Power Up Timing



47/

Table 3. Power Down/Up Mode AC Characteristics

Symbol	Parameter ⁽¹⁾		Min	Max	Unit
t _F ⁽²⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time		300		μs
t _{FB} ⁽³⁾	V _{PFD} (min) to V _{SS} V _{CC} Fall Time	M40Z300	10		μs
lFB**/	VPFD (IIIIII) to VSS VCC I all Time	M40Z300W	150		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time		10		μs
ten	Chin Frankla Dranagation Dalay Law			12	ns
tEDL	Chip Enable Propagation Delay Low	M40Z300W		20	ns
tedh	t Chin Enghla Propagation Daloy High			10	ns
EDH	Chip Enable Propagation Delay High	M40Z300W		20	ns
t _{AS}	A, B set up to \overline{E}		0		ns
t _{CER}	Chip Enable Recovery		40	120	ms
t _{REC} ⁽⁴⁾	V _{PFD} (max) to RST High		40	120	ms
two	Write Protect Time	M40Z300	40	150	μs
twpT	WING FIOLECT TIME	M40Z300W	40	250	μs
t _{RB}	V _{SS} to V _{PFD} (min) V _{CC} Rise Time		1		μs

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 2.7 to 3.6V or 4.5 to 5.5V(except where noted).

4. t_{REC} (min) = 20ms for industrial temperature Grade 6 device.

Power-on Reset Output

All microprocessors have a reset input which forces them to a known state when starting. The M40Z300/W has a reset output (RST) pin which is guaranteed to be low within t_{WPT} of V_{PFD} (see Table 3, page 9). This signal is an open drain configuration. An appropriate pull-up resistor should be chosen to control the rise time. This signal will be valid for all voltage conditions, even when V_{CC} equals V_{SS} .

Once V_{CC} exceeds the power failure detect voltage V_{PFD} , an internal timer keeps RST low for t_{REC} to allow the power supply to stabilize.

Battery Low Pin

The M40Z300/W automatically performs battery voltage monitoring upon power-up, and at factory-programmed time intervals of at least 24 hours. The Battery Low (BL) pin will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL pin will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below

2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect, and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal V_{CC} is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The SNAPHAT top should be replaced with valid V_{CC} applied to the device.

The M40Z300/W only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique. The BL pin is an open drain output and an appropriate pull-up resistor to V_{CC} should be chosen to control the rise time.

V_{PFD} (max) to V_{PFD} (min) fall time of less than tF may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min).


^{3.} V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

V_{CC} Noise And Negative Going Transients

 I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\mu F$ (as shown in Figure 11) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 11. Supply Voltage Protection



MAXIMUM RATING

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature	Grade 1	0 to 70	°C
'A	Ambient Operating Temperature	Grade 6	-40 to 85	°C
T _{STG}	Storage Temperature	SNAPHAT [®]	-40 to 85	°C
1516	Storage remperature	SOIC	-55 to 125	°C
T _{SLD} ⁽¹⁾	Lead Solder Temperature for 10 seconds		260	°C
V _{IO}	Input or Output Voltage		-0.3 to V _{CC} + 0.3	V
V _{CC}	Supply Voltage	M40Z300	-0.3 to 7.0	V
VCC	Supply Vollage	M40Z300W	-0.3 to 4.6	V
Io	Output Current		20	mA
PD	Power Dissipation		1	W

Note: 1. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 to 120 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 5. DC and AC Measurement Conditions

Parameter	M40Z300	M40Z300W	
V _{CC} Supply Voltage		4.5 to 5.5V	2.7 to 3.6V
Ambient Operating Temperature	Grade 1	0 to 70°C	0 to 70°C
Ambient Operating Temperature	Grade 6	-40 to 85°C	–40 to 85°C
Load Capacitance (C _L)		100pF	50pF
Input Rise and Fall Times		≤ 5ns	≤ 5ns
Input Pulse Voltages	0 to 3V	0 to 3V	
Input and Output Timing Ref. Voltages		1.5V	1.5V

Note: Output High Z is defined as the point where data is no longer driven.

Figure 12. AC Testing Load Circuit



Note: 50pF for M40Z300W.

Table 6. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C _{IN}	Input Capacitance		8	pF
C _{OUT} ⁽³⁾	Input/Output Capacitance		10	pF

Note: 1. Sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.

57

Table 7. DC Characteristics

Cum	Dovemeter	T(1)	M40Z300				Unit		
Sym	Parameter	Test Condition ⁽¹⁾	Min	Тур	Max	Min	Тур	Max	Unit
I _{LI} ⁽²⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1			±1	μΑ
Icc	Supply Current	Outputs open		3	6		2	4	mA
V _{IL}	Input Low Voltage		-0.3		0.8	-0.3		0.8	V
VIH	Input High Voltage		2.2		V _{CC} + 0.3	2.0		V _{CC} + 0.3	V
	Output Low Voltage	I _{OL} = 4.0mA			0.4			0.4	V
V _{OL}	Output Low Voltage (open drain) ⁽³⁾	I _{OL} = 10mA			0.4			0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -2.0$ mA	2.4			2.4			V
V _{OHB}	V _{OH} Battery Back-up ⁽⁴⁾	$I_{OUT2} = -1.0 \mu A$	2.0	2.9	3.6	2.0	2.9	3.6	V
l	V _{OUT} Current (Active)	V _{OUT} > V _{CC} -0.3			250			150	mA
I _{OUT1}		V _{OUT} > V _{CC} -0.2			150			100	mA
I _{OUT2}	V _{OUT} Current (Battery Back-up)	V _{OUT} > V _{BAT} -0.3		100			100		μA
ICCDR	Data Retention Mode Current ⁽⁵⁾				100			100	nA
THS	Threshold Select Voltage		V _{SS}		V _{OUT}	V _{SS}		V _{OUT}	V
V _{PFD}	Power-fail Deselect Voltage (THS = V _{SS})		4.5	4.6	4.75	2.8	2.9	3.0	V
VPFD	Power-fail Deselect Voltage (THS = V _{OUT})		4.2	4.35	4.5	2.5	2.6	2.7	V
V _{SO}	Battery Back-up Switchover Voltage			3.0			2.5		V
V _{BAT}	Battery Voltage		2.0	2.9	3.6	2.0	2.9	3.6	V

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 2.7 to 3.6V or 4.5 to 5.5V(except where noted).

2. Outputs deselected.


3. For RST & BL pins (Open Drain).

4. Chip Enable outputs (E1_{CON} - E4_{CON}) can only sustain CMOS leakage currents in the battery back-up mode.
Higher leakage currents will reduce battery life.

5. Measured with V_{OUT} and E1_{CON} - E4_{CON} open.

PACKAGE MECHANICAL INFORMATION

Figure 13. SOH28 – 28-lead Plastic Small Outline, 4-socket battery SNAPHAT, Package Outline



Note: Drawing is not to scale.

Table 8. SOH28 – 28-lead Plastic Small Outline, battery SNAPHAT, Package Mechanical Data

Cumbal		mm			inches		
Symbol	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	_	-	
eВ		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N		28	•		28	•	
СР			0.10			0.004	

14/20

Figure 14. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 9. SH – 4-pin SNAPHAT Housing for 48mAh Battery, Package Mechanical Data

Symbol		mm		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

A1 A A3 A2

eA B E SHZP-A

Figure 15. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Outline

Note: Drawing is not to scale.

Table 10. SH – 4-pin SNAPHAT Housing for 120mAh Battery, Package Mechanical Data

Symbol		mm		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
А3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

16/20

Figure 16. SO16 – 16-lead Plastic Small Outline, 150 mils body width, Package Outline

Note: Drawing is not to scale.

Table 11. SO16 – 16-lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

	1			i			
Symbol		mm		inches			
Cymbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			1.75			0.069	
A1		0.10	0.25		0.004	0.010	
A2			1.60			0.063	
В		0.35	0.46		0.014	0.018	
С		0.19	0.25		0.007	0.010	
D		9.80	10.00		0.386	0.394	
E		3.80	4.00		0.150	0.158	
е	1.27	_	-	0.050	_	-	
Н		5.80	6.20		0.228	0.244	
L		0.40	1.27		0.016	0.050	
α		0°	8°		0°	8°	
N		16	•		16	<u> </u>	
СР			0.10			0.004	

PART NUMBERING

Table 12. Ordering Information Example



M40Z

300W

MH

TR

Example:

M40Z

Supply and Write Protect Voltage

$$300 = V_{CC} = 4.5 \text{ to } 5.5V$$

$$THS = V_{SS} = 4.5V \leq V_{PFD} \leq 4.75V$$

THS =
$$V_{OUT} = 4.2V \le V_{PFD} \le 4.5V$$

$$300W = V_{CC} = 3.0 \text{ to } 3.6V$$

THS =
$$V_{SS} = 2.8V \le V_{PFD} \le 3.0V$$

$$V_{CC} = 2.7V \text{ to } 3.3V$$

$$THS = V_{OUT} = 2.5V \leq V_{PFD} \leq 2.7V$$

Package

MH (1) = SOH28

MQ = SO16

Temperature Range

 $1 = 0 \text{ to } 70^{\circ}\text{C}$

 $6 = -40 \text{ to } 85^{\circ}\text{C}$

Shipping Method for SOIC

blank = Tubes

TR = Tape & Reel

Note: 1. The SOIC package (SOH28) requires the battery package (SNAPHAT®) which is ordered separately under the part number "M4Zxx-BR00SH" in plastic tube or "M4Zxx-BR00SHTR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery package "M4Zxx-BR00SH" in conductive foam as it will drain the lithium button-cell

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 13. SNAPHAT® Battery Table

Part Number	Description	Package
M4Z28-BR00SH	Lithium Battery (48mAh) SNAPHAT	SH
M4Z32-BR00SH	Lithium Battery (120mAh) SNAPHAT	SH

REVISION HISTORY

Table 14. Document Revision History

Date	Version	Revision Details	
March 1999	1.0	First Issue	
03/08/00	1.1	Document Layout changed; SO16 package added; Battery Capacity changed (Table 13)	
09/22/00	1.2	SO16 package measures change	
02/23/01	1.3	Added information for Industrial Temperature (Table 4, 3, 12)	
05/30/01	1.4	Change "Controller" references to "SUPERVISOR"	
07/10/01	2.0	Reformatted; added temp/voltage info. to tables (Table 7, 3); Figures changed (Figures 3, 5, 7, 12, 8)	
08/01/01	2.1	E2 connections added to Hookup (Figure 7)	
01/15/02	2.2	16-pin SOIC Connections split, graphic added (Figure 6); addition to hardware hookup (Figure 7)	
05/13/02	2.3	Modify reflow time and temperature footnote (Table 4)	
31-Oct-03	2.4	Update DC Characteristics (Table 7)	
04-Nov-03	2.5	Correct DC Characteristics (Table 7)	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

