

# 16 Mbit (2Mb x 8 or 1Mb x 16) UV EPROM and OTP EPROM


- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- ACCESS TIME: 50ns
- BYTE-WIDE or WORD-WIDE CONFIGURABLE
- 16 Mbit MASK ROM REPLACEMENT
- LOW POWER CONSUMPTION
  - Active Current 70mA at 8MHz
  - Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.5V ± 0.25V
- PROGRAMMING TIME: 50µs/word
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: B1h

## DESCRIPTION


The M27C160 is a 16 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for micro-processor systems requiring large data or program storage and is organised as either 2 Mbit words of 8 bit or 1 Mbit words of 16 bit. The pin-out is compatible with a 16 Mbit Mask ROM.

The FDIP42W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C160 is offered in PDIP42, SDIP42, PLCC44 and SO44 packages.




# Figure 1. Logic Diagram




## Figure 2. DIP Connections

A18 🛛 1	$\overline{\mathbf{U}}$	42 ] A19
A17 🛛 2		41 ] A8
A7 🛛 3		40 🛛 A9
A6 🛛 4		39 🛛 A10
A5 🛛 5		38 ] A11
A4 🛛 6		37 ] A12
A3 [ 7		36 🛛 A13
A2 🛾 8		35 🛛 A14
A1 🛛 9		34 ] A15
A0 🛛 10	M27C160	33 🛛 A16
Ē 🛛 11	101270100	32 BYTEVPP
V <sub>SS</sub> [ 12 G [ 13		31 ] V <sub>SS</sub>
<u>G</u> [ 13		30 🛛 Q15A-1
Q0 🛛 14		29 <b>]</b> Q7
Q8 [ 15		28 ] Q14
Q1 🛛 16		27 ] Q6
Q9 🛿 17		26 ] Q13
Q2 🛛 18		25 ] Q5
Q10 🛛 19		24 ] Q12
Q3 🛿 20		23 ] Q4
Q11 [ 21		22 ] V <sub>CC</sub>
	Al	00740

# Figure 4. SO Connections





**Table 1. Signal Names** 

A0-A19	Address Inputs
Q0-Q7	Data Outputs
Q8-Q14	Data Outputs
Q15A–1	Data Output / Address Input
Ē	Chip Enable
G	Output Enable
BYTEVPP	Byte Mode / Program Supply
Vcc	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature <sup>(3)</sup>	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltage (except A9)	-2 to 7	V
V <sub>CC</sub>	Supply Voltage	-2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
VPP	Program Supply Voltage	-2 to 14	V

## Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

3. Depends on range.

#### **Table 3. Operating Modes**

Mode	Ē	G	BYTEVPP	A9	Q15A–1	Q8-Q14	Q7-Q0
Read Word-wide	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Data Out	Data Out	Data Out
Read Byte-wide Upper	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Х	V <sub>IH</sub>	Hi-Z	Data Out
Read Byte-wide Lower	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Х	V <sub>IL</sub>	Hi-Z	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Hi-Z	Hi-Z	Hi-Z
Program	V <sub>IL</sub> Pulse	V <sub>IH</sub>	V <sub>PP</sub>	Х	Data In	Data In	Data In
Verify	VIH	VIL	V <sub>PP</sub>	Х	Data Out	Data Out	Data Out
Program Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>PP</sub>	Х	Hi-Z	Hi-Z	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Electronic Signature	VIL	VIL	VIH	V <sub>ID</sub>	Code	Codes	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ .


#### **Table 4. Electronic Signature**

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	1	0	1	1	0	0	0	1	B1h


Note: Outputs Q15-Q8 are set to '0'.

# **Table 5. AC Measurement Conditions**

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V



## Figure 5. AC Testing Input Output Waveform



 $C_L = 100 pF$  for Standard  $C_L$  includes JIG capacitance

Figure 6. AC Testing Load Circuit

1.3V

# Table 6. Capacitance <sup>(1)</sup> ( $T_A = 25 \text{ °C}$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit					
C <sub>IN</sub>	Input Capacitance (except BYTEVPP)	$V_{IN} = 0V$		10	pF					
CIN	Input Capacitance (BYTEV <sub>PP</sub> )	$V_{IN} = 0V$		120	pF					
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF					

Note: 1. Sampled only, not 100% tested.

# **DEVICE OPERATION**

The operating modes of the M27C160 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for  $V_{PP}$  and 12V on A9 for the Electronic Signature.

# **Read Mode**

The M27C160 has two organisations, Word-wide and Byte-wide. The organisation is selected by the signal level on the BYTEV<sub>PP</sub> pin. When BYTEV<sub>PP</sub> is at V<sub>IH</sub> the Word-wide organisation is selected and the Q15A–1 pin is used for Q15 Data Output. When the BYTEV<sub>PP</sub> pin is at V<sub>IL</sub> the Byte-wide organisation is selected and the Q15A–1 pin is used for the Address Input A–1. When the memory is logically regarded as 16 bit wide, but read in the Byte-wide organisation, then with A–1 at V<sub>IL</sub> the

lower 8 bits of the 16 bit data are selected and with A–1 at  $V_{IH}$  the upper 8 bits of the 16 bit data are selected.

The M27C160 has two control functions, both of which must be logically active in order to obtain data at the outputs. In addition the Word-wide or Byte- wide organisation must be selected.

Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address\_access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

57

AI01823B

# Table 7. Read Mode DC Characteristics <sup>(1)</sup>

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μA
	Supply Current	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}, \\ I_{OUT} = 0mA, \ f = 8MHz$		70	mA
ICC	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μA
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
VIH <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

#### Standby Mode

The M27C160 has a standby mode which reduces the active current from 50mA to  $100\mu$ A. The M27C160 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.

#### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

# **System Considerations**

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current  $I_{CC}$  has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of  $\overline{E}$ .

The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1 $\mu$ F ceramic capacitor is used on every device between V<sub>CC</sub> and V<sub>SS</sub>. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7 $\mu$ F electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices.

This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 8. Read Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C; V<sub>CC</sub> = 5V ± 5% or 5V ± 10%; V<sub>PP</sub> = V<sub>CC</sub>)

					M27	C160		
Symbol	Alt	Alt Parameter	Test Condition	-50	-50 <sup>(3)</sup>		(3)	Unit
				Min	Max	Min	Max	
tAVQV	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		50		70	ns
t <sub>BHQV</sub>	t <sub>ST</sub>	BYTE High to Output Valid	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		50		70	ns
tELQV	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		50		70	ns
tGLQV	tOE	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		30		35	ns
t <sub>BLQZ</sub> <sup>(2)</sup>	t <sub>STD</sub>	BYTE Low to Output Hi-Z	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$		30		30	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	25	0	25	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to OutputHi-Z	$\overline{E} = V_{IL}$	0	25	0	25	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$	5		5		ns
t <sub>BLQX</sub>	t <sub>OH</sub>	BYTE Low to Output Transition	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$	5		5		ns

57

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
2. Sampled only, not 100% tested.
3. Speed obtained with High Speed AC measurement conditions.

6/19

Table 9. Read Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C;  $V_{CC}$  = 5V ± 5% or 5V ± 10%;  $V_{PP}$  =  $V_{CC}$ )


	İ								
			M27C160						
Alt	Parameter	Test Condition	-9	-90		00	-120/-150		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		90		100		120	ns
HQV tsT BYTE High to Output Valid		$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		90		100		120	ns
tCE	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t <sub>OE</sub> Output Enable Low to Output Valid $\overline{E} =$		$\overline{E} = V_{IL}$		45		50		60	ns
tSTD	BYTE Low to Output Hi-Z	$\overline{E}=V_{IL},\overline{G}=V_{IL}$		30		40		50	ns
t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>DF</sub>	Output Enable High to OutputHi-Z	$\overline{E} = V_{IL}$	0	30	0	40	0	50	ns
tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	5		5		5		ns
tон	BYTE Low to Output Transition	$\overline{E} = V_{IL},  \overline{G} = V_{IL}$	5		5		5		ns
	tacc tst tce toe tstd tdf tdf tdf	tACCAddress Valid to Output ValidtACCAddress Valid to Output ValidtSTBYTE High to Output ValidtCEChip Enable Low to Output ValidtOEOutput Enable Low to Output ValidtOEChip Enable Low to Output ValidtOEChip Enable Low to Output ValidtOEOutput Enable Low to Output ValidtDFChip Enable High to Output Hi-ZtDFOutput Enable High to Output Hi-ZtOHAddress Transition to Output TransitiontOHBYTE Low to	Image: definition of the defini	Mint_ACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ Mint_ACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $\overline{C}$ t_STBYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $\overline{C}$ t_CEChip Enable Low to Output Valid $\overline{G} = V_{IL}$ $\overline{C}$ t_OEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ $\overline{C}$ t_OEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ $\overline{C}$ t_OEChip Enable Low to Output to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $\overline{C}$ t_DFChip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ $\overline{O}$ t_DFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $\overline{O}$ t_OHAddress Transition 	MinMaxt_ACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90t_ACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90t_STBYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90t_CEChip Enable Low to Output Valid $\overline{G} = V_{IL}$ 90t_CEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 90t_OEOutput Enable Low Output Valid $\overline{E} = V_{IL}$ 45t_STDBYTE Low to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 30t_DFChip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 030t_DFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}$ 030t_DFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}$ 5t_OHAddress Transition to Output Transition $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 5t_OHBYTE Low to $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 5	AltParameterTest Condition $-90$ $-10$ MinMaxMin $t_{ACC}$ Address Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $90$ $90$ $t_{ST}$ BYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $90$ $90$ $t_{CE}$ Chip Enable Low to Output Valid $\overline{G} = V_{IL}$ $90$ $90$ $t_{CE}$ Chip Enable Low to Output Valid $\overline{G} = V_{IL}$ $90$ $90$ $t_{OE}$ Output Enable Low to Output Valid $\overline{E} = V_{IL}$ $90$ $90$ $t_{OE}$ Output Enable Low to Output Valid $\overline{E} = V_{IL}$ $90$ $90$ $t_{OE}$ Output Enable Low to Output Valid $\overline{E} = V_{IL}$ $90$ $90$ $t_{OE}$ Output Enable How to Output Valid $\overline{E} = V_{IL}$ $30$ $90$ $t_{DF}$ Chip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ $0$ $30$ $0$ $t_{DF}$ Output Enable High to OutputHi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $5$ $5$ $t_{OH}$ Address Transition to Output Transition $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $5$ $5$ $t_{OH}$ BYTE Low to $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ $5$ $5$	AltParameterTest Condition $\overline{I-J-V}$ $\overline{I-I-V}$ MinMaxMinMaxtACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100tsrBYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100tcEChip Enable Low to Output Valid $\overline{G} = V_{IL}$ 90100tcEOutput Enable Low to to Output Valid $\overline{E} = V_{IL}$ 90100toEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 100100toEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 100100toEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 100100toEOutput Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 3010040tDFChip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 030040tDFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 30040tDFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 55100toHAddress Transition to Output Transition $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 55100toHBYTE Low to $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 55100100	AltParameterTest Condition $3 \cup -120$ MinMaxMinMaxMinMaxMintACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100100tsrBYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100100tceChip Enable Low to Output Valid $\overline{G} = V_{IL}$ 90100100tceOutput Enable Low to Output Valid $\overline{G} = V_{IL}$ 90100100tceOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 100100100toEOutput Enable Low Output Valid $\overline{E} = V_{IL}$ 3010040toEOutput Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 300400tDFChip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 0300400tDFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 30100400tDFOutput Enable High to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 5555tOHAddress Transition to Output Transition $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 5555toHBYTE Low to $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 5 $\overline{5}$ 55	Alt ParameterPerst Condition $\overline{I-3U}$ $I-12U$ MinMaxMinMaxMinMaxMinMaxtACCAddress Valid to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100100120tSTBYTE High to Output Valid $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 90100100120tCEChip Enable Low to Output Valid $\overline{G} = V_{IL}$ 90100100120tCEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 90100100120tCEDutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 90100100120tCEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 90100100120tDEOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 90100100120topOutput Enable Low to Output Valid $\overline{E} = V_{IL}$ 3010040050tDFChip Enable High to Output Hi-Z $\overline{G} = V_{IL}$ 030040050tDFOutput Enable High to to Output Hi-Z $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 551555tOHAddress Transition to Output Transition $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 55555tOHBYTE Low to $\overline{E} = V_{IL}, \overline{G} = V_{IL}$ 555555

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .


2. Sampled only, not 100% tested.

3. Speed obtained with High Speed AC measurement conditions.

# Figure 7. Word-Wide Read Mode AC Waveforms




Note:  $\overline{\text{BYTEV}_{PP}} = V_{IH}$ .



# Figure 8. Byte-Wide Read Mode AC Waveforms

Note:  $\overline{\text{BYTE}}V_{\text{PP}} = V_{\text{IL}}$ .

# Figure 9. BYTE Transition AC Waveforms



57

Note: Chip Enable ( $\overline{E}$ ) and Output Enable ( $\overline{G}$ ) = V<sub>IL</sub>.

Max

55

120

130

45

2

2

0

0

Unit

μs

μs

μs

μs

μs

μs

μs

ns

ns

ns

# Table 10. Programming Mode DC Characteristics <sup>(1)</sup> ( $T_A = 25$ °C; $V_{CC} = 6.25V \pm 0.25V$ ; $V_{PP} = 12.5V \pm 0.25V$ )

Symbol	Parameter	Test Condition	Min	Мах	Unit
ILI	Input Leakage Current	$0 \le V_{IN} \le V_{CC}$		±1	μA
ICC	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.4	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -2.5mA	3.5		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

# Table 11. Programming Mode AC Characteristics <sup>(1)</sup>

Symbol	Alt	Parameter	Test Condition	Min					
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		2					
tQVEL	t <sub>DS</sub>	Input Valid to Chip Enable Low		2					
t <sub>VPHAV</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Address Valid		2					
<b>t</b> VCHAV	t <sub>VCS</sub>	V <sub>CC</sub> High to Address Valid		2					

Chip Enable Program Pulse Width

Chip Enable High to Input Transition

Input Transition to Output Enable Low

Output Enable Low to Output Valid

Output Enable High to Output Hi-Z

**Output Enable High to Address** 

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}; V_{PP} = 12.5 \text{ V} \pm 0.25 \text{ V})$ 

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

tpw

tрн

toes

toE

**t**DFP

t<sub>AH</sub>

#### Programming

**t**ELEH

**t**EHQX

tQXGL

**t**GLQV

t<sub>GHQZ</sub><sup>(2)</sup>


**t**GHAX

When delivered (and after each erasure for UV EPROM), all bits of the M27C160 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet

Transition


light (UV EPROM). The M27C160 is in the programming mode when VPP input is at 12.5V, G is at VIH and E is pulsed to VIL. The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25V ± 0.25V.

**L7** 



#### Figure 10. Programming and Verify Modes AC Waveforms

## Figure 11. Programming Flowchart



# **PRESTO III Programming Algorithm**

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 52.5 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 11). During programing and verify operation a MARGIN MODE circuit is automatically activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

#### **Program Inhibit**

Programming of multiple M27C160s in parallel with different data is also easily accomplished. Except for E, all like inputs including G of the parallel M27C160 may be common. A TTL low level pulse applied to a M27C160's E input and V<sub>PP</sub> at 12.5V, will program that M27C160. A high level E input inhibits the other M27C160s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with E at V<sub>IH</sub> and G at V<sub>IL</sub>, V<sub>PP</sub> at 12.5V and V<sub>CC</sub> at 6.25V.

### **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$  ambient temperature range that is required when programming the M27C160. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C160, with  $V_{PP} = V_{CC} = 5V$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0 = VIL) represents the manufacturer code and byte 1  $(A0 = V_{IH})$  the device identifier code. For the ST-Microelectronics M27C160, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

#### **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C160 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C160 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C160 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C160 window to prevent unintentional erasure. The recommended erasure procedure for M27C160 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000  $\mu$ W/cm<sup>2</sup> power rating. The M27C160 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

# Table 12. Ordering Information Scheme

Example:	M27C160	-70 X M 1 TF	२
Device Type			
M27			
Supply Voltage			
$\overline{C} = 5V$			
Device Function			
160 = 16 Mbit (2mb x 8 or 1Mb x 16)			
Speed			
$-50^{(1)} = 50 \text{ ns}$			
-70 <sup>(1)</sup> = 70 ns			
-90 = 90 ns			
-100 = 100 ns			
-120 = 120 ns			
-150 = 150 ns			
V <sub>CC</sub> Tolerance			
blank = ± 10%			
$X = \pm 5\%$			
Package			
F = FDIP42W			
B = PDIP42			
S = SDIP42			
K = PLCC44			
M = SO44			
Temperature Range			
1 = 0 to 70 °C			
6 = -40 to 85 °C			
Options			

TR = Tape & Reel Packing

Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

# Table 13. Revision History


Date	Version	Revision Details
January 1999	-01	First Issue
20-Sep-00	-02	AN620 Reference removed
19-Jul-01	-03	SDIP42 package added
17-Jan-02	-04	50ns speed class added, SO44 package mechanical data and drawing clarified



Symbol		mm inches				
	Тур	Min	Max	Тур	Min	Max
А			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
A3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	-	_	0.057	_	-
С		0.23	0.30		0.009	0.012
D		54.41	54.86		2.142	2.160
D2	50.80	-	-	2.000	-	-
E	15.24	-	_	0.600	_	-
E1		14.50	14.90		0.571	0.587
е	2.54	-	-	0.100	-	-
eA	14.99	-	-	0.590	-	-
eB		16.18	18.03		0.637	0.710
L		3.18			0.125	
S		1.52	2.49		0.060	0.098
K	9.40	-	-	0.370	_	-
K1	11.43	-	-	0.450	_	-
α		4°	11°		4°	11°
Ν		42	•		42	


Table 14. FDIP42W - 42	pin Ceramic Frit-seal DIP	. with window. Packa	ge Mechanical Data
		,	ge meenamear bata


Figure 12. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window, Package Outline



Symbol -		mm			inches	
	Тур	Min	Max	Тур	Min	Max
А		-	5.08		_	0.200
A1		0.25	-		0.010	-
A2		3.56	4.06		0.140	0.160
В		0.38	0.53		0.015	0.021
B1		1.27	1.65		0.050	0.065
С		0.20	0.36		0.008	0.014
D		52.20	52.71		2.055	2.075
D2	50.80	-	-	2.000	_	-
E	15.24	-	-	0.600	_	-
E1		13.59	13.84		0.535	0.545
e1	2.54	-	-	0.100	_	-
eA	14.99	-	-	0.590	_	-
eB		15.24	17.78		0.600	0.700
L		3.18	3.43		0.125	0.135
S		0.86	1.37		0.034	0.054
α		0°	10°		0°	10°
N		42	•		42	•


Table 15. PDIP42 - 42 pin Plastic Dual In Line, 600 mils width, Package Mechanical Data





Symbol -	0		millimeters			inches	
	Тур	Min	Max	Тур	Min	Max	
А			5.08			0.200	
A1		0.51			0.020		
A2	3.81	3.05	4.57	0.150	0.120	0.180	
b	0.46	0.38	0.56	0.018	0.015	0.022	
b2	1.02	0.89	1.14	0.040	0.035	0.045	
С	0.25	0.23	0.38	0.010	0.009	0.015	
D	36.83	36.58	37.08	1.450	1.440	1.460	
е	1.78	-	-	0.070	-	-	
Е		15.24	16.00		0.600	0.630	
E1	13.72	12.70	14.48	0.540	0.500	0.570	
eA	15.24	-	-	0.600	-	-	
eB			18.54			0.730	
L	3.30	2.54	3.56	0.130	0.100	0.140	
S	0.64			0.025			
Ν		42			42		

# Figure 14. SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, Package Outline





57

Symbol		mm		inches		
Symbol	Тур	Min	Max	Тур	Min	Max
А		4.20	4.70		0.165	0.185
A1		2.29	3.04		0.090	0.120
A2		-	0.51		-	0.020
В		0.33	0.53		0.013	0.021
B1		0.66	0.81		0.026	0.032
D		17.40	17.65		0.685	0.695
D1		16.51	16.66		0.650	0.656
D2		14.99	16.00		0.590	0.630
E		17.40	17.65		0.685	0.695
E1		16.51	16.66		0.650	0.656
E2		14.99	16.00		0.590	0.630
е	1.27	-	-	0.050	-	-
F		0.00	0.25		0.000	0.010
R	0.89	-	-	0.035	-	-
N		44			44	
CP			0.10			0.004

Table 17. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Figure 15. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Outline






		millimeters			inches	
Symbol	Тур	Min	Мах	Тур	Min	Max
А			2.80			0.1102
A1		0.10			0.0039	
A2	2.30	2.20	2.40	0.0906	0.0866	0.0945
b	0.40	0.35	0.50	0.0157	0.0138	0.0197
С	0.15	0.10	0.20	0.0059	0.0039	0.0079
СР			0.08			0.0030
D	28.20	28.00	28.40	1.1102	1.1024	1.1181
Е	13.30	13.20	13.50	0.5236	0.5197	0.5315
е	1.27	-	-	0.0500	-	-
HE	16.00	15.75	16.25	0.6299	0.6201	0.6398
L	0.80			0.0315		
Ν		44			44	
α			8°			8°

Table 18. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

Figure 16. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline



57

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta -Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com