### TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

### 262,144-WORD BY 16-BIT FULL CMOS STATIC RAM

### **DESCRIPTION**

The TC55NEM216ASTV is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.7 to 5.5 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 1  $\mu$ A standby current (typ) when chip enable ( $\overline{CE}$ ) is asserted high or chip select (CS) is asserted low. There are three control inputs.  $\overline{CE}$  is used to select the device and for data retention control, and output enable ( $\overline{OE}$ ) provides fast memory access. Data byte control pin ( $\overline{LB}$ ,  $\overline{UB}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC55NEM216ASTV can be used in environments exhibiting extreme temperature conditions. The TC55NEM216ASTV is available in a plastic 44-pin thin-small-outline package (TSOP).

### **FEATURES**

- Low-power dissipation
   Operating: 15 mW/MHz (typical)
- Single power supply voltage of 2.7 to 5.5 V
- Power down features using CE
- Data retention supply voltage of 2.0 to 5.5 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum): 20 μA

• Access Times (maximum):

	TC55NEM216ASTV				
	55	70			
Access Time	55 ns	70 ns			
CE Access Time	55 ns	70 ns			
OE Access Time	30 ns	35 ns			

Package:

TSOP II44-P-400-0.80 (Weight: g typ)

### **PIN ASSIGNMENT** (TOP VIEW)


### 44 PIN TSOP

A4 □1○	44 □ A5
А3 □2	43 □ A6
A2 □3	42 □ A7
A1 □4	41 □ OE
A0 □5	40 □ ŪB
CE 🗆 6	39 □ 🔠
I/O1 🗆 7	38 □ 1/016
I/O2 🗆 8	37 □ 1/015
I/O3 □9	36 □ 1/014
I/O4 🗆 10	35 🗆 I/O13
V <sub>DD</sub> □ 11	34 □ GND
GND ☐12	33 □ V <sub>DD</sub>
I/O5 □13	32   I/O12
I/O6 □ 14	31 🗆 1/011
I/O7 🗆 15	30 □ 1/010
I/O8 □ 16	29 🗆 1/09
R/W □17	28  □ cs
A15 □ 18	27 □ A8
A14 □ 19	26 □ A9
A13 □ 20	25 □ A10
A12 □21	24 🗆 A11
A16 □ 22	23 🗆 A17

### **PIN NAMES**

A0~A17	Address Inputs
CE	Chip Enable
cs	Chip Select
R/W	Read/Write Control
ŌĒ	Output Enable
LB, UB	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
$V_{DD}$	Power
GND	Ground
NC	No Connection

### **BLOCK DIAGRAM**



## **OPERATING MODE**

MODE	CE	CS	ŌĒ	R/W	LB	ŪB	I/O1~I/O8	I/O9~I/O16	POWER
	L	Н	L	Н	L	L	Output	Output	I <sub>DDO</sub>
Read	L	Н	L	Н	Н	L	High-Z	Output	I <sub>DDO</sub>
	L	Н	L	Н	L	Н	Output	High-Z	I <sub>DDO</sub>
	L	Н	*	L	L	L	Input	Input	I <sub>DDO</sub>
Write	L	Н	*	L	Н	L	High-Z	Input	I <sub>DDO</sub>
	L	Н	*	L	L	Н	Input	High-Z	I <sub>DDO</sub>
	L	Н	Н	Н	L	L	High-Z	High-Z	I <sub>DDO</sub>
Output Deselect	L	Н	Н	Н	Н	L	High-Z	High-Z	I <sub>DDO</sub>
	L	Н	Н	Н	L	Н	High-Z	High-Z	I <sub>DDO</sub>
CS Standby	*	L	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
Ctan aller	Н	*	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
Standby	*	*	*	*	Н	Н	High-Z	High-Z	I <sub>DDS</sub>

<sup>\* =</sup> don't care

## **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
$V_{DD}$	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> + 0.5	V
$P_{D}$	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	-40~85	°C

<sup>\*: -2.0</sup> V when measured at a pulse width of 20ns

### **DC RECOMMENDED OPERATING CONDITIONS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER	5 V ± 10%				UNIT		
STIVIBOL	IDUL PARAMETER		TYP	MAX	MIN	TYP	MAX	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	2.7	5.0	5.5	٧
$V_{IH}$	Input High Voltage	2.2	_	V <sub>DD</sub> + 0.3	V <sub>DD</sub> – 0.2		V <sub>DD</sub> + 0.3	V
$V_{IL}$	Input Low Voltage	-0.3*	_	0.6	-0.3*	_	0.2	V
$V_{DH}$	Data Retention Supply Voltage	2.0	_	5.5	2.0		5.5	٧

<sup>\*: -2.0</sup>V when measured at a pulse width of 20 ns

H = logic high L = logic low



# <u>DC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to 85°C, $V_{DD} = 5 \text{ V} \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 \ V \sim V_{DD}$			_	_	±1.0	μА
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V			-1.0	_	_	mA
l <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V			2.1	_	_	mA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{CS} = V_{IL} \text{ or } \overline{LB} = \overline{UB} = V_{IH} \text{ or } \overline{R/W} = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{OUT} = 0 \text{ V} \sim V_{DD}$			_	_	±1.0	μА
lppor		$\overline{CE} = V_{IL}$ and $\overline{CS} = \overline{V_{IH}}$ and $R/W = V_{IH}$ , $\overline{LB} = \overline{UB} = V_{IL}$ ,	+ .	MIN			35	mA
IDDO1	Operating Current	I <sub>OUT</sub> = 0 mA, Other Input = V <sub>IH</sub> /V <sub>IL</sub>	t <sub>cycle</sub>	1 μs		8		IIIA
Innos	Operating Current	$\overline{\text{CE}} = 0.2 \text{ V} \text{ and CS} = \underline{\text{V}_{DD}} - \underline{0.2} \text{ V} \text{ and}$ $R/W = V_{DD} - 0.2 \text{ V}, \ \overline{\text{LB}} = \overline{\text{UB}} = 0.2 \text{ V},$		MIN			30	mA
l <sub>DDO2</sub>		$I_{OUT} = 0$ mA, Other Input = $V_{DD} - 0.2$ V/0.2 V	t <sub>cycle</sub>	1 μs		3		IIIA
I <sub>DDS1</sub>		1) $\overline{CE} = V_{IH}$ 2) $\overline{CS} = V_{IL}$ 3) $\overline{LB} = \overline{UB} = V_{IH}$					3	mA
	Standby Current	1) $\overline{CE} = V_{DD} - 0.2 \text{ V}$	Ta = 25	5°C	_	1	_	
I <sub>DDS2</sub>		2) CS = 0.2 V	Ta = -4	0~40°C	_	_	3	μА
		3) $\overline{LB} = \overline{UB} = V_{DD} - 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V},$ $CS = V_{DD} - 0.2 \text{ V}$	Ta = -4	0~85°C	_	_	20	

# <u>DC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to 85°C, $V_{DD} = 3 \text{ V} \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	TEST CONDITION				MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 \ V \sim V_{DD}$			_	_	±1.0	μА
I <sub>OH</sub>	Output High Current	$V_{OH} = V_{DD} - 0.2 \text{ V}$			-0.1	_	_	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.2 V		0.1	_	_	mA	
I <sub>LO</sub>	Output Leakage Current	$\overline{CE}$ = V <sub>IH</sub> or $\overline{CS}$ = V <sub>IL</sub> or $\overline{LB}$ = $\overline{UB}$ = V <sub>IH</sub> or R/W = V <sub>IL</sub> or $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = 0 V~V <sub>DD</sub>		_	_	±1.0	μА	
lana.	Operating Current	$\overline{CE}$ = 0.2 V and CS = $\overline{V_{DD}}$ – 0.2 V and R/W = $\overline{V_{DD}}$ – 0.2 V, $\overline{LB}$ = $\overline{UB}$ = 0.2 V,		MIN	_	_	30	mA
I <sub>DDO2</sub>	Operating Current	$I_{OUT} = 0$ mA, Other Input = $V_{DD} - 0.2$ V/0.2 V	t <sub>cycle</sub>	1 μs	_	3	_	IIIA
		1) $\overline{\text{CE}} = V_{\text{DD}} - 0.2 \text{ V}$	Ta = 25	°C	_	1	_	
I <sub>DDS2</sub>	Standby Current	2) CS = 0.2 V	Ta = -40~40°C		_	_	3	μΑ
		3) $\overline{LB} = \overline{UB} = V_{DD} - 0.2 \text{ V}, \overline{CE} = 0.2 \text{ V},$ $CS = V_{DD} - 0.2 \text{ V}$	Ta = -4	0~85°C		_	20	

## **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN} = GND$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.



# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD} = 5$ V $\pm$ 10%)

### **READ CYCLE**

			/	UNIT		
SYMBOL	PARAMETER	55			70	
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	55	_	70	_	
tACC	Address Access Time	_	55	_	70	
t <sub>CO</sub>	Chip Enable Access Time	_	55	_	70	
t <sub>OE</sub>	Output Enable Access Time	_	30	_	35	
t <sub>BA</sub>	Data Byte Control Access Time	_	55	_	70	
tCOE	Chip Enable Low to Output Active	5	_	5	_	
toee	Output Enable Low to Output Active	0	_	0	_	ns
t <sub>BE</sub>	Data Byte Control Low to Output Active	5	_	5	_	
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	25	_	30	
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	25	_	30	
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	25	_	30	
t <sub>OH</sub>	Output Data Hold Time	10	_	10	_	

### WRITE CYCLE

			/	UNIT		
SYMBOL	PARAMETER	55			70	
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	55	_	70	_	
t <sub>WP</sub>	Write Pulse Width	40	_	50	_	
t <sub>CW</sub>	Chip Enable to End of Write	45	_	55	_	
t <sub>BW</sub>	Data Byte Control to End of Write	45	_	55	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	ns
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	115
t <sub>ODW</sub>	R/W Low to Output High-Z	_	25	_	30	
t <sub>OEW</sub>	R/W High to Output Active	0	_	0	_	
t <sub>DS</sub>	Data Setup Time	25		30		
t <sub>DH</sub>	Data Hold Time	0		0		

Note: top, topo, t<sub>BD</sub> and t<sub>ODW</sub> are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

### **AC TEST CONDITIONS**

PARAMETER	TEST CONDITION			
Input pulse level	0.4 V, 2.4 V			
t <sub>R</sub> , t <sub>F</sub>	5 ns			
Timing measurements	1.5 V			
Reference level	1.5 V			
Output load	100 pF + 1 TTL Gate			



# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD}$ = 2.7 to 5.5 V)

# **READ CYCLE**

SYMBOL	PARAMETER					
		55		70		UNIT
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	_	85	_	
tACC	Address Access Time	_	70	_	85	
t <sub>CO</sub>	Chip Enable Access Time	_	70	_	85	
toE	Output Enable Access Time	_	35	_	45	
t <sub>BA</sub>	Data Byte Control Access Time	_	70	_	85	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	115
t <sub>BE</sub>	Data Byte Control Low to Output Active	5	_	5	_	
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	30	_	35	
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	30	_	35	
t <sub>BD</sub>	Data Byte Control High to Output High-Z		30		35	
toH	Output Data Hold Time	10		10		

### WRITE CYCLE

SYMBOL	PARAMETER	TC55NEM216ASTV				
		55		70		UNIT
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	70	_	85	_	
t <sub>WP</sub>	Write Pulse Width	50	_	55	_	
t <sub>CW</sub>	Chip Enable to End of Write	55	_	60	_	
t <sub>BW</sub>	Data Byte Control to End of Write	55	_	60	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	ns
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	115
t <sub>ODW</sub>	R/W Low to Output High-Z	_	30	_	35	
toew	R/W High to Output Active	0	_	0	_	
t <sub>DS</sub>	Data Setup Time	30		35	_	
t <sub>DH</sub>	Data Hold Time	0		0	_	


Note: top, topo, t<sub>BD</sub> and t<sub>ODW</sub> are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

### **AC TEST CONDITIONS**


PARAMETER	TEST CONDITION		
Input pulse level	0.2 V, V <sub>DD</sub> – 0.2 V		
t <sub>R</sub> , t <sub>F</sub>	5 ns		
Timing measurements	1.5 V		
Reference level	1.5 V		
Output load	100 pF (Include Jig)		

## **TIMING DIAGRAMS**


# READ CYCLE (See Note 1)




# WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



# WRITE CYCLE 2 ( CE CONTROLLED) (See Note 4)



# WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 4)




Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{\text{CE}}$  (or  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ ) goes LOW(or CS goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{\text{CE}}$  (or  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ ) goes HIGH(or CS goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


## **DATA RETENTION CHARACTERISTICS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	_	5.5	V	
I <sub>DDS2</sub>	Ctondby Current	Ta = -40~40°C	_	_	3	^
	Standby Current Ta = -	Ta = -40~85°C	_	_	20	μА
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time		0	_	_	ns
t <sub>R</sub>	Recovery Time		5	_	_	ms


### CE CONTROLLED DATA RETENTION MODE



# CS CONTROLLED DATA RETENTION MODE (See Note 2)




# UB, LB CONTROLLED DATA RETENTION MODE (See Note 3)




#### Note:

- (1) In  $\overline{CE}$  controlled data retention mode, minimum standby current mode is entered when  $CS \le 0.2 \text{ V}$  or  $CS \ge V_{DD} 0.2 \text{ V}$ .
- (2) When  $\overline{CE}$  is operating at the V<sub>IH</sub>(min.) level(2.2 V), the operating current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 4.5 to 2.4 V.
- (3) In CS controlled data retention mode, minimum standby current mode is entered when CS  $\leq$  0.2 V.
- (4) In  $\overline{\text{UB}}$  (or  $\overline{\text{LB}}$ ) controlled data retention mode, minimum standby current mode is entered when  $\overline{\text{CE}}$  ,CS  $\leq$  0.2 V or  $\overline{\text{CE}}$  ,CS  $\geq$  V<sub>DD</sub> 0.2 V.
- (5) When  $\overline{UB}$  (or  $\overline{LB}$ ) is operating at the V<sub>IH</sub>(min.) level(2.2 V), the operating current is given by I<sub>DDS1</sub> during the transition of V<sub>DD</sub> from 4.5 to 2.4 V.

# **PACKAGE DIMENSIONS**





Weight: g (typ)

### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.