# 4-Wide OR-AND/OR-AND Gate

The MC10121 is a basic logic building block providing the simultaneous OR–AND/OR–AND–Invert function, useful in data control and digital multiplexing applications.


- $P_D = 100 \text{ mW typ/pkg}$  (No Load)
- $t_{pd} = 2.3$  ns typ
- $t_r$ ,  $t_f = 2.5$  ns typ (20%-80%)



## **ON Semiconductor**

http://onsemi.com

MARKING



#### **ELECTRICAL CHARACTERISTICS**


Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	іс 1 V <sub>OH</sub> іс 1 V <sub>OH</sub> іс 1 V <sub>OH</sub>	Pin Under Test       8       7       9       10       7       9       10       3       2       3       2       3       2	Min 0.5 0.5 0.5 -1.060 -1.060 -1.890 -1.890	D°C Max 29 390 390 495 -0.890 -0.890 -0.890 -1.675	Min 0.5 0.5 0.5 -0.960 -0.960	+25°C Typ 20	Max 26 245 245 310 -0.810	+85 Min 0.3 0.3 0.3 0.3 -0.890	Max 29 245 245 310	Unit mAdo µAdo
Power Supply Drain Current     Input Current     Output Voltage   Log     Output Voltage   Log     Threshold Voltage   Log     Threshold Voltage   Log     Switching Times (50Ω Log     Propagation Delay	ent I <sub>E</sub> I <sub>inH</sub> I <sub>inL</sub> ic 1 V <sub>OH</sub> ic 0 V <sub>OL</sub> ic 1 V <sub>OHA</sub>	8 7 9 10 7 9 10 3 2 3 2 3 2 3 2	0.5 0.5 0.5 -1.060 -1.060 -1.890 -1.890	29 390 390 495 -0.890 -0.890	0.5 0.5 0.5 -0.960		26 245 245 310	0.3 0.3 0.3	29 245 245 310	mAde μAde
Input Current Output Voltage Log Output Voltage Log Threshold Voltage Log Threshold Voltage Log Switching Times (50Ω Lo Propagation Delay	іс 1 V <sub>OH</sub> іс 1 V <sub>OH</sub> іс 1 V <sub>OH</sub>	7 9 10 7 9 10 3 2 3 2 3 2 3 2	0.5 0.5 -1.060 -1.060 -1.890 -1.890	390 390 495 -0.890 -0.890	0.5 0.5 -0.960	20	245 245 310	0.3 0.3	245 245 310	μAdo
Output Voltage Log   Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	IinL       ic 1     VOH       ic 0     VOL       ic 1     VOHA       ic 0     VOLA	9 10 7 9 10 3 2 3 2 3 2 3 2	0.5 0.5 -1.060 -1.060 -1.890 -1.890	390 495 -0.890 -0.890	0.5 0.5 -0.960		245 310	0.3 0.3	245 310	
Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	ic 1 V <sub>OH</sub> ic 0 V <sub>OL</sub> ic 1 V <sub>OHA</sub> ic 0 V <sub>OLA</sub>	10 7 9 10 3 2 3 2 3 2 3 2	0.5 0.5 -1.060 -1.060 -1.890 -1.890	495 -0.890 -0.890	0.5 0.5 -0.960		310	0.3 0.3	310	μAd
Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	ic 1 V <sub>OH</sub> ic 0 V <sub>OL</sub> ic 1 V <sub>OHA</sub> ic 0 V <sub>OLA</sub>	9 10 3 2 3 2 3 2 3 2	0.5 0.5 -1.060 -1.060 -1.890 -1.890	-0.890	0.5 0.5 -0.960		-0.810	0.3 0.3		μAdo
Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	iic 0 V <sub>OL</sub> iic 1 V <sub>OHA</sub> iic 0 V <sub>OLA</sub>	10 3 2 3 2 3 2 3 2	0.5 -1.060 -1.060 -1.890 -1.890	-0.890	0.5 0.960		-0.810	0.3		
Output Voltage Log   Threshold Voltage Log   Threshold Voltage Log   Switching Times (50Ω Log   Propagation Delay	iic 0 V <sub>OL</sub> iic 1 V <sub>OHA</sub> iic 0 V <sub>OLA</sub>	3 2 3 2 3 2 2	-1.060 -1.060 -1.890 -1.890	-0.890	-0.960		-0.810			
Threshold Voltage Log Threshold Voltage Log Switching Times (50Ω Lo Propagation Delay	ic 1 V <sub>OHA</sub>	3 2 3 2	-1.890 -1.890		0.000		-0.810	-0.890 -0.890	-0.700 -0.700	Vdo
Threshold Voltage Log Threshold Voltage Log Switching Times (50Ω Lo Propagation Delay	ic 1 V <sub>OHA</sub>	2 3 2	-1.890		-1.850		-1.650	-1.825	-1.615	Vdc
Threshold Voltage Log Switching Times (50Ω Lo Propagation Delay	ic 0 V <sub>OLA</sub>	2		-1.675	-1.850		-1.650	-1.825	-1.615	
Switching Times (50Ω Lo Propagation Delay			-1.080 -1.080		-0.980 -0.980			-0.910 -0.910	5	Vdc
Propagation Delay	oad)	3 2		-1.655 -1.655			-1.630 -1.630	.0	-1.595 -1.595	Vdc
		1	1					Ň		ns
	t <sub>4+3-</sub>	3	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
Dia 2 Tina 2 (00 to 0)	t <sub>4–3+</sub> t <sub>4+2+</sub>	3 2	1.4 1.4	3.6 3.6	1.4 1.4	2.3 2.3	3.4 3.4	1.4 1.4	3.5 3.5	
D'	t <sub>4-2-</sub>	2	1.4	3.6	1.4	2.3	3.4	1.4	3.5	
Rise Time (20 to 80	0%) t <sub>3+</sub> t <sub>2+</sub>	3 2	0.9 0.9	4.1 4.1	1.1 1.1	2.5 2.5	4.0 4.0	1.1 1.1	4.6 4.6	
Fall Time (20 to 80				4.1	1.1	2.5	4.0	1.1	4.6	
DEMICE	OFR	32								

#### ELECTRICAL CHARACTERISTICS (continued)


					TEST VOI	LTAGE VALU	JES (Volts)		
		@ Test Te	mperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin	TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
Character	istic	Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	(V <sub>CC</sub> ) Gnd
Power Supply Drain (	Current	Ι <sub>Ε</sub>	8					8	1, 16
Input Current		I <sub>inH</sub>	7	7				8	1, 16
			9 10	9 10				8 8	1, 16 1, 16
		l <sub>inL</sub>	7 9 10		7 9 10			8 8 8	1, 16 1, 16 1, 16
Output Voltage	Logic 1	V <sub>OH</sub>	3 2	4, 10, 13				8	1, 16 1, 16
Output Voltage	Logic 0	V <sub>OL</sub>	3 2	4, 10, 13				8 8	1, 16 1, 16
Threshold Voltage	Logic 1	V <sub>OHA</sub>	3 2	10, 13		4	4	8 8	1, 16 1, 16
Threshold Voltage	Logic 0	V <sub>OLA</sub>	3 2	10, 13		4	4	8 8	1, 16 1, 16
Switching Times	(50 $\Omega$ Load)			+1.11V		Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay		t <sub>4+3-</sub> t <sub>4-3+</sub> t <sub>4+2+</sub> t <sub>4-2-</sub>	3 3 2 2	10, 13 10, 13 10, 13 10, 13 10, 13		4 4 4 4	3 3 2 2	8 8 8 8	1, 16 1, 16 1, 16 1, 16 1, 16
Rise Time	(20 to 80%)	t <sub>3+</sub> t <sub>2+</sub>	3 2	10, 13 10, 13		4 4	3 2	8 8	1, 16 1, 16
Fall Time	(20 to 80%)	t <sub>3-</sub> t <sub>2-</sub>	3 2	10, 13 10, 13		4 4	3 2	8 8	1, 16 1, 16

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

#### PACKAGE DIMENSIONS



### PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

DIMENSION LTO CENTER OF LEAD WHEN FORMED PARALLEL.
DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050 BSC		1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54 BSC		
Н	0.008	0.015	0.21	0.38	
Κ	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62 BSC		
Μ	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

-A-<u>ሳ ስ ስ ስ</u> 16 в 0 L  $\Box \Box$ ι, հո - C S -T- SEATING PLANE H G **D** 16 PL

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS		
DIM	MIN MAX		MIN	MAX	
Α	0.740 0.770		18.80	19.55	
В	0.250 0.270		6.35	6.85	
C	0.145 0.175		3.69	4.44	
D	0.015 0.021		0.39	0.53	
F	0.040 0.70		1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.110 0.130		3.30	
L	0.295			7.74	
Μ	0°	0° 10°		10 °	
S	0.020 0.040		0.51	1.01	

## **Notes**

DEWICE NOT RECOMMENDED FOR MENDESIGN

## **Notes**

DEWCE NOT RECOMMENDED FOR MENDESIGN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

OR NEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.