**Preferred Devices** 

Advance Information

# **Power MOSFET** 10 Amps, 600 Volts N-Channel TO-220 and D<sup>2</sup>PAK

Designed for high voltage, high speed switching applications in power supplies, converters, power motor controls and bridge circuits.

### Features

- Higher Current Rating
- Lower R<sub>DS(on)</sub>
- Lower Capacitances
- Lower Total Gate Charge
- Tighter V<sub>SD</sub> Specifications
- Avalanche Energy Specified

### **Typical Applications**

- Switch Mode Power Supplies
- PWM Motor Controls
- Converters
- Bridge Circuits

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–Source Voltage	V <sub>DSS</sub>	600	Vdc
Drain–Gate Voltage ( $R_{GS}$ = 1.0 M $\Omega$ )	V <sub>DGR</sub>	600	Vdc
Gate–Source Voltage – Continuous – Non–Repetitive (t <sub>p</sub> ≤10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40	Vdc
Drain– Continuous – Continuous @ 100°C – Single Pulse (t <sub>p</sub> ≤10 μs)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	10 8.0 35	Adc
Total Power Dissipation Derate above 25°C	P <sub>D</sub>	201 1.61	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C
Single Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 100 V$ , $V_{GS} = 10 Vdc$ , $I_L = 10 A$ , $L = 10 mH$ , $R_G = 25 \Omega$ )	E <sub>AS</sub>	500	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (Note 1.)	R <sub>θJC</sub> R <sub>θJA</sub> R <sub>θJA</sub>	0.62 62.5 50	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds 1. When surface mounted to an FR4 board	ΤL	260	°C

 When surface mounted to an FR4 board using the minimum recommended pad size.


This document contains information on a new product. Specifications and information herein are subject to change without notice.




### ON Semiconductor

http://onsemi.com

**10 AMPERES 600 VOLTS** R<sub>DS(on)</sub> = 0.75 Ω





#### = Work Week

### **ORDERING INFORMATION**

Gate


Device	Package	Shipping
NTP10N60	TO-220AB	50 Units/Rail
NTB10N60	D <sup>2</sup> PAK	50 Units/Rail
NTB10N60T4	D <sup>2</sup> PAK	800/Tape & Reel


Preferred devices are recommended choices for future use and best overall value.

### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Ch	Symbol	Min	Тур	Мах	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Vo	V <sub>(BR)DSS</sub>				Vdc	
$(V_{GS} = 0 Vdc, I_D = 0.25 mAdc$ Temperature Coefficient (Posi		600 -	- 585	-	mV/°C	
Zero Gate Voltage Collector Cur	I <sub>DSS</sub>				μAdc	
$(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$			_	-	10 100	
Gate-Body Leakage Current (V	I <sub>GSS(f)</sub> I <sub>GSS(r)</sub>			100 100	nAdc	
ON CHARACTERISTICS (Note 1	.)		<u> </u>	ļ	Į	ł
Gate Threshold Voltage	,	V <sub>GS(th)</sub>				Vdc
$I_D = 0.25 \text{ mA}, V_{DS} = V_{GS}$			2.0	2.5	4.0	
Temperature Coefficient (Neg	ative)		-	5.8	-	mV/°C
Static Drain-to-Source On-Res	sistance ( $V_{GS}$ = 10 Vdc, $I_D$ = 5 Adc)	R <sub>DS(on)</sub>	-	0.6	0.75	Ohm
Drain-to-Source On-Voltage	V <sub>DS(on)</sub>			0.0	Vdc	
$(V_{GS} = 10 \text{ Vdc}, I_D = 10 \text{ Adc})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc}, T_J$	= 125°C)		_	-	9.0 7.9	
Forward Transconductance (V <sub>D</sub>	<b>9</b> FS	3.0	10	_	mhos	
	3 • • • • • • • • • • • • • • • • • • •	953	0.0			
Input Capacitance		C <sub>iss</sub>	I _	1840	2580	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc,		_	470	660	-
· ·	f = 1.0 MHz)	C <sub>oss</sub>				
Transfer Capacitance		C <sub>rss</sub>	-	20	40	
	<b>S</b> (Note 2.)		1			1
Turn–On Delay Time		t <sub>d(on)</sub>	-	11.5	20	ns
Rise Time	$(V_{DD} = 300 \text{ Vdc}, I_D = 10 \text{ Adc}, V_{GS} = 10 \text{ Vdc},$	t <sub>r</sub>	-	20	40	-
Turn–Off Delay Time	$R_G = 9.1 \Omega$ )	t <sub>d(off)</sub>	-	50	100	
Fall Time		t <sub>f</sub>	-	30	60	
Gate Charge	(V <sub>DS</sub> = 400 Vdc, I <sub>D</sub> = 10 Adc,	QT	-	36	50	nC
		Q <sub>1</sub>	-	8.0	-	-
	$V_{GS} = 10 \text{ Vdc})$	Q <sub>2</sub>	-	11	_	
		Q <sub>3</sub>	_	20	-	
SOURCE-DRAIN DIODE CHAR	ACTERISTICS					
Forward On–Voltage (Note 1.)	(I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc) (I <sub>S</sub> = 10 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)	$V_{SD}$		0.85 0.75	1.0 _	Vdc
Reverse Recovery Time		t <sub>rr</sub>	_	510	_	ns
		ta	_	165	_	1
	$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t <sub>b</sub>	_	345	_	-
Reverse Recovery Stored Charge	di <sub>S</sub> /dt = 100 A/µs)	Q <sub>RR</sub>	-	4.1	-	μC
	NCE					
Internal Drain Inductance		1-				nH
(Measured from contact screw (Measured from the drain lead	L <sub>D</sub>		3.5 4.5			
Internal Source Inductance (Measured from the source lea	LS		7.5		1	

Pulse rest. Pulse Width 2 500 µs, Duty Cycle 2 2%.
Switching characteristics are independent of operating junction temperature.





V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 10. Diode Forward Voltage versus Current

Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 13. Thermal Response

### PACKAGE DIMENSIONS

TO-220 THREE-LEAD TO-220AB CASE 221A-09 **ISSUE AA** 




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.035	0.64	0.88	
F	0.142	0.147	3.61	3.73	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.155	2.80	3.93	
J	0.018	0.025	0.46	0.64	
Κ	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
Ν	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
U	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Ζ		0.080		2.04	

STYLE 5: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

### PACKAGE DIMENSIONS

D<sup>2</sup>PAK CASE 418B-03 ISSUE D



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
Е	0.045	0.055	1.14	1.40
G	0.100 BSC		2.54 BSC	
Η	0.080	0.110	2.03	2.79
L	0.018	0.025	0.46	0.64
Κ	0.090	0.110	2.29	2.79
S	0.575	0.625	14.60	15.88
٧	0.045	0.055	1.14	1.40

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

**ON Semiconductor** and without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specification or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

- German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781 \*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com Toll–Free from Mexico: Dial 01–800–288–2872 for Access –

then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303-675-2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.