# **5V ECL** ÷2, ÷4/6 Clock Generation Chip

The MC100EL38 is a low skew  $\div 2$ ,  $\div 4/6$  clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}$  via a 0.01  $\mu F$  capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open.

The common enable  $(\overline{EN})$  is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

The Phase\_Out output will go HIGH for one clock cycle whenever the  $\div 2$  and the  $\div 4/6$  outputs are both transitioning from a LOW to a HIGH. This output allows for clock synchronization within the system.

Upon startup, the internal flip-flops will attain a random state; therefore, for systems which utilize multiple EL38s, the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one EL38, the MR pin need not be exercised as the internal divider design ensures synchronization between the  $\div 2$  and the  $\div 4/6$  outputs of a single device.

- 50 ps Output-to-Output Skew
- Synchronous Enable/Disable
- Master Reset for Synchronization
- ESD Protection: > 2 KV HBM, > 100 V MM
- The 100 Series Contains Temperature Compensation
- PECL Mode Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range:  $V_{CC} = 0 \text{ V}$  with  $V_{EE} = -4.2 \text{ V}$  to -5.7 V
- Internal Input Pulldown Resistors on CLK, EN, MR, and DIVSEL
- Q Output will Default LOW with Inputs Open or at VEE
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
   For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL 94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 388 devices




#### ON Semiconductor™

http://onsemi.com

#### MARKING DIAGRAM





A = Assembly Location


WL = Wafer Lot

YY = Year

WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC100EL38DW	SO-20	38 Units/Rail
MC100EL38DWR2	SO-20	1000 Units/Reel



\* All V<sub>CC</sub> pins are tied together on the die.

Warning: All  $V_{CC}$  and  $V_{EE}$  pins must be externally connected to Power Supply to guarantee proper operation.

**Figure 1. Pinout Assignment** 

#### **FUNCTION TABLE**

CLK*	EN*	MR*	FUNCTION
Z	L	L .	Divide
ZZ X	H X	H	Hold Q <sub>0–3</sub> Reset Q <sub>0–3</sub>

Z = Low-to-High Transition

DIVSEL*	Q <sub>2</sub> , Q <sub>3</sub> OUTPUTS
0	Divide by 4
1	Divide by 6

<sup>\*</sup> Pin will default low when left open.

#### **PIN DESCRIPTION**

PIN	FUNCTION
CLK, CLK EN MR Q0, Q0; Q1,Q1 Q2,Q2; Q3, Q3 DIV_SEL Phase_Out,	ECL Diff Clock Inputs ECL Sync Enable ECL Master Reset ECL Diff ÷2 Outputs ECL Diff ÷4/6 Outputs ECL Frequency Select Input ECL Phase Sync Signal
Phase_Out VBB VCC VEE	Reference Voltage Output Positive Supply Negative Supply




Figure 2. Logic Diagram

ZZ = High-to-Low Transition

<sup>\*</sup> Pin will default low when left open.

#### MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
VCC	PECL Mode Power Supply	VEE = 0 V		8	V
VEE	NECL Mode Power Supply	V <sub>CC</sub> = 0 V		-8	V
٧ı	PECL Mode Input Voltage NECL Mode Input Voltage	AEE = 0 A	$V_I \le V_{CC}$ $V_I \ge V_{EE}$	6 -6	V V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA mA
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			± 0.5	mA
TA	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
θJA	Thermal Resistance (Junction-to-Ambient)	0 LFPM 500 LFPM	20 SOIC 20 SOIC	90 60	°C/W
θЈС	Thermal Resistance (Junction-to-Case)	std bd	20 SOIC	30 to 35	°C/W
T <sub>sol</sub>	Wave Solder	< 2 to 3 sec @ 248°C		265	°C

<sup>1.</sup> Maximum Ratings are those values beyond which device damage may occur.

#### 100EL SERIES PECL DC CHARACTERISTICS $V_{CC} = 5.0 \text{ V}$ ; $V_{EE} = 0.0 \text{ V}$ (Note 2)

			–40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		50	60		50	60		54	65	mA
VOH	Output HIGH Voltage (Note 3)	3915	3995	4120	3975	4045	4120	3975	4050	4120	mV
VOL	Output LOW Voltage (Note 3)	3170	3305	3445	3190	3295	3380	3190	3295	3380	mV
VIH	Input HIGH Voltage (Single–Ended)	3835		4120	3835		4120	3835		4120	mV
VIL	Input LOW Voltage (Single–Ended)	3190		3525	3190		3525	3190		3525	mV
V <sub>BB</sub>	Output Voltage Reference	3.62		3.74	3.62		3.74	3.62		3.74	V
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 4)	1.65		4.45	1.65		4.45	1.65		4.45	V
lн	Input HIGH Current			150			150			150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5			0.5			0.5			μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
   Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> 2.0 V.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

#### 100EL SERIES NECL DC CHARACTERISTICS $V_{CC} = 0.0 \text{ V}$ ; $V_{EE} = -5.0 \text{ V}$ (Note 5)

		–40°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
IEE	Power Supply Current		50	60		50	60		54	65	mA	
Vон	Output HIGH Voltage (Note 6)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV	
VOL	Output LOW Voltage (Note 6)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV	
VIH	Input HIGH Voltage (Single–Ended)	-1165		-880	-1165		-880	-1165		-880	mV	
V <sub>IL</sub>	Input LOW Voltage (Single–Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV	
$V_{BB}$	Output Voltage Reference	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V	
VIHCMR	Input HIGH Voltage Common Mode Range (Differential) (Note 7)	-3.35		-0.55	-3.35		-0.55	-3.35		-0.55	V	
lн	Input HIGH Current			150			150			150	μΑ	
I <sub>I</sub> L	Input LOW Current	0.5			0.5			0.5			μΑ	

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary +0.8 V / -0.5 V.
   Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> 2.0 V.
   V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, V<sub>IHCMR</sub> max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

#### AC CHARACTERISTICS $V_{CC} = 5.0 \text{ V}$ ; $V_{EE} = 0.0 \text{ V}$ or $V_{CC} = 0.0 \text{ V}$ ; $V_{EE} = -5.0 \text{ V}$ (Note 8)

			–40°C			25°C		85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
fmax	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
<sup>t</sup> PLH <sup>t</sup> PHL	$\begin{tabular}{lll} \mbox{Propagation Delay} & \mbox{CLK} \rightarrow \mbox{Q (Diff)} \\ \mbox{to Output} & \mbox{CLK} \rightarrow \mbox{Q (S.E.)} \\ \mbox{CLK} \rightarrow \mbox{Phase\_Out (Diff)} \\ \mbox{CLK} \rightarrow \mbox{Phase\_Out (S.E.)} \\ \mbox{MR} \rightarrow \mbox{Q} \\ \end{tabular}$	760 710 800 750 510		960 1010 1000 1050 810	800 750 840 790 540		1000 1050 1040 1090 840	850 800 890 840 570		1050 1100 1090 1140 870	ps
<sup>t</sup> SKEW	Within-Device Skew (Note 9)Q <sub>0</sub> – Q <sub>3</sub>			50 75			50 75			50 75	ps
<sup>†</sup> JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
	Part-to-Part $Q_0 - Q_3$ (Diff) All			200 240			200 240			200 240	
ts			150			150			150		ps
<sup>t</sup> H	$\begin{tabular}{lll} \mbox{Hold Time} & \hline \mbox{CLK} \rightarrow \mbox{EN} \\ \mbox{CLK} \rightarrow \mbox{Div\_Sel} \\ \end{tabular}$		150 200			150 200			150 200		ps
VPP	Input Swing (Note 10)	150		1000	150		1000	150		1000	mV
t <sub>RR</sub>	Reset Recovery Time			100			100			100	ps
tpW	Minimum Pulse Width CLK MR	800 700			800 700			800 700			ps
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times Q (20% – 80%)	280		550	280		550	280		550	ps

<sup>8.</sup> VEE can vary +0.8 V / -0.5 V.

<sup>9.</sup> Skew is measured between outputs under identical transitions.

<sup>10.</sup> Vpp<sub>(min)</sub> is minimum input swing for which AC parameters guaranteed. The device has a DC gain of ≈40.





Figure 3. Timing Diagram



Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

#### **Resource Reference of Application Notes**

AN1404 – ECLinPS Circuit Performance at Non–Standard VIH Levels

AN1405 – ECL Clock Distribution Techniques

AN1406 – Designing with PECL (ECL at +5.0 V)

AN1503 - ECLinPS I/O SPICE Modeling Kit

AN1504 – Metastability and the ECLinPS Family

AN1560 – Low Voltage ECLinPS SPICE Modeling Kit

AN1568 – Interfacing Between LVDS and ECL

AN1596 - ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 – Using Wire-OR Ties in ECLinPS Designs

AN1672 – The ECL Translator Guide


AND8001 - Odd Number Counters Design

AND8002 – Marking and Date Codes

AND8020 - Termination of ECL Logic Devices

#### **PACKAGE DIMENSIONS**

#### SO-20 **DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS								
DIM	MIN	MAX							
Α	2.35	2.65							
A1	0.10	0.25							
В	0.35	0.49							
С	0.23	0.32							
D	12.65	12.95							
Е	7.40	7.60							
е	1.27	BSC							
Н	10.05	10.55							
h	0.25	0.75							
L	0.50	0.90							
θ	0 °	7 °							

## **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.