## Power MOSFET 20 Amps, 60 Volts

### **N-Channel DPAK**

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

#### **Features**

- Lower RDS(on)
- Lower V<sub>DS(on)</sub>
- Lower Capacitances
- Lower Total Gate Charge
- Lower and Tighter VSD
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

#### **Typical Applications**

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain–to–Gate Voltage (R <sub>GS</sub> = 10 MΩ)	VDGR	60	Vdc
Gate-to-Source Voltage	.,		Vdc
- Continuous	V <sub>G</sub> S	±20 ±30	
- Non-repetitive (t <sub>p</sub> ≤10 ms)  Drain Current	VGS	±30	Adc
<ul><li>Continuous @ T<sub>A</sub> = 25°C</li></ul>	ΙD	20	Adc
<ul><li>Continuous @ T<sub>A</sub> = 100°C</li><li>Single Pulse (t<sub>p</sub> ≤ 10 μs)</li></ul>	I <sub>DM</sub>	10 60	Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	60	W
Derate above 25°C		0.40	W/°C
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1.) Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2.)		1.88 1.36	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to	°C
operating and clorage remperature mange	· J, ·sig	175	Ü
Single Pulse Drain–to–Source Avalanche Energy – Starting T <sub>J</sub> = 25°C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc,	E <sub>AS</sub>	170	mJ
$L = 1.0 \text{ mH}, I_L(pk) = 18.4 \text{ A}, V_{DS} = 60 \text{ Vdc})$			
Thermal Resistance			°C/W
- Junction-to-Case	R <sub>0</sub> JC	2.5	
<ul><li>Junction-to-Ambient (Note 1.)</li><li>Junction-to-Ambient (Note 2.)</li></ul>	R <sub>θJA</sub> R <sub>θJA</sub>	80 110	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

- When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in<sup>2</sup>).
- When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).




### ON Semiconductor™

http://onsemi.com

## 20 AMPERES 60 VOLTS

RDS(on) = 46 m $\Omega$ 

#### N-Channel





CASE 369A DPAK (Bent Lead) STYLE 2



CASE 369 DPAK (Straight Lead) STYLE 2


 NTD20N06
 = Device Code

 Y
 = Year

 WW
 = Work Week

## MARKING DIAGRAMS & PIN ASSIGNMENTS

YWW NTD 20N06 1 2 3 Gate Drain Source




#### **ORDERING INFORMATION**

Device	Package	Shipping
NTD20N06	DPAK	75 Units/Rail
NTD20N06-1	DPAK Straight Lead	75 Units/Rail
NTD20N06T4	DPAK	2500 Tape & Reel

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.</sub>I = 25°C unless otherwise noted)

	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μA Temperature Coefficient (Posi	V(BR)DSS	60 -	71.7 79.4	_ _	Vdc mV/°C	
Zero Gate Voltage Drain Curro (VDS = 60 Vdc, VGS = 0 Vd (VDS = 60 Vdc, VGS = 0 Vd	IDSS	_ _	_ _	1.0 10	μAdc	
Gate-Body Leakage Current	(V <sub>GS</sub> = ±20 Vdc, V <sub>DS</sub> = 0 Vdc)	IGSS	-	-	±100	nAdc
ON CHARACTERISTICS (Note	NO TAG)					
Gate Threshold Voltage (Note (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAd Threshold Temperature Coeffi	VGS(th)	2.0	2.91 6.9	4.0 -	Vdc mV/°C	
Static Drain-to-Source On-R (VGS = 10 Vdc, I <sub>D</sub> = 10 Add	R <sub>DS(on)</sub>	_	37.5	46	mΩ	
Static Drain-to-Source On-V (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 20 Add (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 10 Add	VDS(on)	_ _	0.78 1.57	1.10 –	Vdc	
Forward Transconductance (N	9FS	_	13.2	ı	mhos	
DYNAMIC CHARACTERISTIC	S					
Input Capacitance		C <sub>iss</sub>	_	725	1015	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	Coss	_	213	300	
Transfer Capacitance	,	C <sub>rss</sub>	-	58	120	
SWITCHING CHARACTERIST	ICS (Note NO TAG)				_	
Turn-On Delay Time		t <sub>d</sub> (on)	-	9.5	20	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_{D} = 20 \text{ Adc},$	t <sub>r</sub>	-	60.5	120	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 9.1 \Omega) \text{ (Note NO TAG)}$	td(off)	-	27.1	60	
Fall Time	7	t <sub>f</sub>	-	37.1	80	
Gate Charge		QT	-	21.2	30	nC
	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 20 Adc, V <sub>GS</sub> = 10 Vdc) (Note NO TAG)	Q <sub>1</sub>	_	5.6	-	1
	VGG = 10 VdS) (Note 110 Inte)	Q <sub>2</sub>	_	7.3	-	1
SOURCE-DRAIN DIODE CHA	RACTERISTICS		•			•
Forward On–Voltage	(I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc) (Note NO TAG) (I <sub>S</sub> = 20 Adc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 150°C)	V <sub>SD</sub>	_ _	1.0 0.87	1.2 -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	_	42.9	_	ns
	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t <sub>a</sub>	_	33	-	
	dl <sub>S</sub> /dt = 100 A/μs) (Note NO TAG)	t <sub>b</sub>	_	9.9	_	-
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.084	_	μС

Reverse Recovery Stored Onlings
 Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.







Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On–Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current  $(I_{G(AV)})$  can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V<sub>GS</sub> remains virtually constant at a level known as the plateau voltage, V<sub>SGP</sub>. Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 \times R_G/V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$   $R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{\mbox{GSP}}$  are read from the gate charge curve.


During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$t_{d(on)} = R_G C_{iss} In [V_{GG}/(V_{GG} - V_{GSP})]$$
  
 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$ 

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .


At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r$ , $t_f$ ) do not exceed 10  $\mu s$ . In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_{C}$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For

reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I<sub>DM</sub>), the energy rating is specified at rated continuous current (I<sub>D</sub>), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I<sub>D</sub> can safely be assumed to equal the values indicated.

#### SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 13. Thermal Response





Figure 14. Diode Reverse Recovery Waveform

#### INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

#### RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



#### **SOLDER STENCIL GUIDELINES**

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D<sup>2</sup>PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 15 shows a typical stencil for the DPAK and D2PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 15. Typical Stencil for DPAK and D2PAK Packages

#### **SOLDERING PRECAUTIONS**

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
- \* Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D<sup>2</sup>PAK is not recommended for wave soldering.

#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joint.





Figure 16. Typical Solder Heating Profile

#### **PACKAGE DIMENSIONS**

#### **DPAK** CASE 369A-13 **ISSUE AB**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.175	0.215	4.45	5.46
S	0.020	0.050	0.51	1.27
U	0.020		0.51	
٧	0.030	0.050	0.77	1.27
Z	0.138		3.51	

# STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### **PACKAGE DIMENSIONS**

**DPAK** CASE 369-07 ISSUE M



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.250	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.033	0.040	0.84	1.01
F	0.037	0.047	0.94	1.19
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.175	0.215	4.45	5.46
S	0.050	0.090	1.27	2.28
٧	0.030	0.050	0.77	1.27

- STYLE 2:
  PIN 1. GATE
  2. DRAIN
  3. SOURCE
  4. DRAIN

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.