


# **Quad 2-Input Multiplexer**/ Latch

The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

- $P_D = 275 \text{ mW typ/pkg}$  (No Load)
- $t_{pd} = 2.5$  ns typ
- $t_r, t_f = 2.0 \text{ ns typ } (20\% 80\%)$







Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D).

## **ORDERING INFORMATION**

Device	Package	Shipping
MC10173L	CDIP-16	25 Units / Rail
MC10173P	PDIP-16	25 Units / Rail
MC10173FN	PLCC-20	46 Units / Rail

## **ELECTRICAL CHARACTERISTICS**

Character Power Supply Dr			Pin		Test Limits						
			Under	-30	)°C		+25°C	-	+85	5°C	
Power Supply Dr	ristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Uni
	ain Current	Ι <sub>Ε</sub>	8		73			66		73	mAd
Input Current		I <sub>inH</sub>	5		470			295		295	μAd
			6		470			295		295	
			7 9		400 400			250 250		250 250	
		l <sub>inL</sub>	All	0.5		0.5			0.3		μAd
Output Voltage	Logic 1	V <sub>OH</sub>	1	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdo
	Ũ	011	2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage	Logic 0	V <sub>OL</sub>	1	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdd
<b>-</b> 1 1 1 1 1 1 1 1 1			2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
Threshold Voltag	e Logic 1	V <sub>OHA</sub>	1 2	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdo
Threshold Voltag	e Logic 0	V <sub>OLA</sub>	1		-1.655			-1.630		-1.595	Vdd
		OLA	2		-1.655			-1.630		-1.595	
Switching Times	(50 $\Omega$ Load)								$\langle \vee$		ns
Propagation	Data Input	t <sub>6+1+</sub>	1	0.8	3.7	1.0	2.5	3.5	1.1	5.3	
Delay		t <sub>6-1-</sub>	1	0.8	3.7	1.0	2.5	3.5	1.1	5.3	
		t <sub>5+1+</sub> t <sub>5–1–</sub>	1	0.8 0.8	3.7 3.7	1.0 1.0	2.5 2.5	3.5 3.5	1.1 1.1	5.3 5.3	
	Clock Input	t <sub>7-1+</sub>	1	1.6	7.2	1.6	4.5	6.8	1.4	6.8	
	Clock input	$t_{7-1-}$	1	1.6	7.2	1.6	4.5	6.8	1.4	6.8	
	Select Input	t <sub>9+1+</sub>	1	1.1	6.2	1.3	3.5	5.7	1.2	6.7	
		t <sub>9+1-</sub>	1	1.1	6.2	1.3	3.5	5.7	1.2	6.7	
		t <sub>9–1+</sub> t <sub>9–1–</sub>	1	1.1 1.1	6.2 6.2	1.3 1.3	3.5 3.5	5.7 5.7	1.2 1.2	6.7 6.7	
Setup TIme	Data Input	t <sub>setup</sub>	1	2.0		2.0	1.5		2.0		
	Select Input	t <sub>setup</sub>	1	3.0		3.0	2.5		3.0		
Hold TIme	Data Input	t <sub>hold</sub>	1	2.5		2.5	0.0		2.5		
	Select Input	t <sub>hold</sub>	1	1.5		1.5	-0.5		1.5		
Rise Time Fall Time V <sub>ILmin</sub> applied to	(20 to 80%)	t+		1.2	4.0	1.5	2.0	3.5	1.4	4.0	
Fall Time	(20 to 80%)	t–	1	1.2	4.0	1.5	2.0	3.5	1.4	4.0	


#### ELECTRICAL CHARACTERISTICS (continued)

					TEST VO	TAGE VALU	JES (Volts)		
		@ Test Te	mperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	
			–30°C	-0.890	-1.890	-1.205	-1.500	-5.2	
			+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
			+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
			Pin	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Characteristic		Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	(V <sub>CC</sub> ) Gnd
Power Supply Drain C	Current	Ι <sub>Ε</sub>	8					8	16
Input Current			5 6 7 9	5 6 7 9				8 8 8 8	16 16 16 16
		I <sub>inL</sub>	All		*			8	16
Output Voltage	Logic 1	V <sub>OH</sub>	1 2	6, 9 5	7 7			8	16 16
Output Voltage	Logic 0	V <sub>OL</sub>	1 2	9	7 7			8 8	16 16
Threshold Voltage	Logic 1	V <sub>OHA</sub>	1 2	9	777	6 5		8 8	16 16
Threshold Voltage	Logic 0	V <sub>OLA</sub>	1 2	9	777		6 5	8 8	16 16
Switching Times	(50 $\Omega$ Load)			+1.11V	+0.31V	Pulse In	Pulse Out	–3.2 V	+2.0 V
Propagation Delay	Data Input	t <sub>6+1+</sub> t <sub>6-1-</sub> t <sub>5+1+</sub> t <sub>5-1-</sub>	1 1 1 1	9 9	7 7 7 7	6 6 5 5	1 1 1 1	8 8 8 8	16 16 16 16
	Clock Input	t <sub>7–1+</sub> t <sub>7–1–</sub>	1			5, 7 5, 7	1 1	8 8	16 16
	Select Input	t9+1+ t <sub>9+1-</sub> t <sub>9-1+</sub> t <sub>9-1-</sub>	1 1 1 1	6 5 5 6	7 7 7 7 7	9 9 9 9	1 1 1 1	8 8 8 8	16 16 16 16
Setup TIme	Data Input Select Input	t <sub>setup</sub> t <sub>setup</sub>		6		5, 7 7, 9	1 1	8 8	16 16
Hold TIme	Data Input Select Input	t <sub>hold</sub> t <sub>hold</sub>		6		5, 7 7, 9	1 1	8 8	16 16
Rise Time	(20 to 80%)	t+	1	5		7	1	8	16
Fall Time	(20 to 80%)	t–	1			7	1	8	16


 $^{\ast}$  V\_{ILmin} applied to each input pin, one at a time.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

### PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION L TO CENTER OF LEAD WHEN FOOMED DRAWLES

FORMED PARALLEL. 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050 BSC		1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54 BSC		
Н	0.008	0.015	0.21	0.38	
Κ	0.125	0.170	3.18	4.31	
Г	0.300 BSC		7.62 BSC		
Μ	0 °	15 °	0 °	15°	
Ν	0.020	0.040	0.51	1.01	

-A-<u>ሳ ስ ስ ስ</u> 16 в 0 L  $\Box \Box$ ι, հ С S -T- SEATING PLANE H G **D** 16 PL

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 ISSUE R

NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
C	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
Μ	0°	10 °	0 °	10 °		
S	0.020	0.040	0.51	1.01		

## **Notes**

DEWICE NOT RECOMMENDED FOR MENDESIGN

## **Notes**

DEWCE NOT RECOMMENDED FOR MENDESIGN

**ON Semiconductor** and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

OR NEW DESIGN

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.