Advance Information Power MOSFET

30 A, 30 V N-Channel SO-8 Leadless

The SO–8LL (Leadless) package uses the power QFN package technology. It's footprint matches that of the standard SO–8 single die device. This Leadless SO–8 package provides low parasitic inductance compared to the standard SO–8 package allowing for higher frequency operation.

Features

- Planar HD3E Process for Fast Switching Performance
- Body Diode for Low t_{rr} and Q_{rr}, Optimized for Synchronous Operation
- Low R_{DSon} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Optimized Qdg X RSDon (FOM) for Shootthrough Protection
- Low Gate Charge
- Surface Mount


Product Summary

Symbol	Value
V _{DS}	30 V
R _{DSon} @ 10 V	$3.5~\mathrm{m}\Omega$
Qg	33 nC
۱ _D	30 A
Q _{gd}	10 nC




ON Semiconductor[®]

http://onsemi.com







XXXXX	= Specific Device Code
Y	= Year
WW	= Work Week

PIN ASSIGNMENT

PIN	FUNCTION
1	S – SOURCE
2	G – GATE
3	D – DRAIN

ORDERING INFORMATION

Device	Package	Shipping
NTLMS4506N	SO–8 Leadless	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS (T_J = 25°C Unless otherwise specified)

	Symbol	Value	Units	
Drain-to-Source Voltage		V _{DSS}	30	V _{dc}
Gate-to-Source Voltage	Continuous	V _{GS}	±20	V _{dc}
Drain Current	Continuous @ $T_A = 25^{\circ}C$ (Note 1) Continuous @ $T_A = 25^{\circ}C$ (Note 2) Single Pulse ($t_p = 10 \ \mu$ s) (Note 4)	I _D I _{DM} I _{DM}	20 30 84	A A A
Maximum Power Dissipation (Single Pulse ($t_p = 10$ Secs) T_p	Steady State) @ $T_A = 25^{\circ}C$ (Note 1) $A = 25^{\circ}C$ (Note 2)	P _D P _D	2.5 6.0	W W
Operating and Storage Tempe	erature	$T_{\rm J}$ and $T_{\rm stg}$	-55 to 150	°C
Single Pulse Drain–to Source Avalanche Energy Starting $T_J = 25^{\circ}C$		E _{AS}	220	mJ
Thermal Resistance	Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Ambient (Note 3)	$\begin{array}{c} R_{\theta JA} \\ R_{\theta JA} \\ R_{\theta JA} \end{array}$	50 20 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Secs		TL	260	°C

When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in²).
1" pad (Cu Area 0.911 in²), t < 10sec.
When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in²).
Chip current capability limited by package.

ELECTRICAL CHARACTERISTICS (T_J = 25° C Unless otherwise specified)

Characteristics		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (N ($V_{GS} = 0 V_{dc}, I_D = 250 \mu A_{dc}$) Temperature Coefficient (Positive)	Note 5)	V(br) _{DSS}	30 -	33 25		V _{dc} mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 24 V_{dc}, V_{GS} = 0 V_{dc})$ $(V_{DS} = 24V_{dc}, V_{GS} = 0 V_{dc}, T_J = 150$	0 °C)	I _{DSS}			1.0 10	μA _{dc}
Gate-Body Leakage Current	$(V_{GS} = \pm 20 \text{ V}_{dc}, \text{ V}_{DS} = 0 \text{ V}_{dc})$	I _{GSS}	-	-	±100	nA _{dc}
ON CHARACTERISTICS (Note 5)						
Gate Threshold Voltage (Note 5) ($V_{DS} = V_{GS}$, $I_D = 250 \ \mu A_{dc}$) Threshold Temperature Coefficient (Neg	gative)	V _{GS} (th)	1.0 _	1.5 -3.8	2.0 _	V _{dc} mV/°C
$ Static Drain-to-Source On-Resistance \\ V_{GS} = 10 \ V_{dc}, \ I_D = 30 \ A_{dc} \\ V_{GS} = 4.5 \ V_{dc}, \ I_D = 15 \ A_{dc} $	e (Note 5)	R _{DS} (on)		3.5 4.8	4.4 5.8	mΩ
Forward Transconductance (Note 5)	$(V_{DS} = 10 V_{dc}, I_D = 10 A_{dc})$	9 _{FS}	-	90	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 30 V_{dc}, V_{GS} = 0 V, f = 1 MHz)$	C _{iss}	-	4900	5150	pF
Output Capacitance	-	C _{oss}	-	1275	1352	
Transfer Capacitance	-	C _{rss}	-	380	400	
SWITCHING CHARACTERISTICS (No	te 6)					
Turn–On Delay Time	$(V_{en} = 10 V_{dc}, V_{DD} = 15 V_{dc}, I_D = 30 A_{dc},$	t _d (on)	-	30	36	ns
Rise Time	$R_G = 2.5 \Omega$	t _r	-	15	19	
Turn–Off Delay Time	-	t _d (off)	-	110	132	
Fall Time	-	tf	-	35	42	
Gate Charge	$(V_{GS} = 4.5 V_{dc}, I_D = 30 A_{dc}, V_{DS} = 10 V_{dc})$ (Note 5)	Q _{T(g)}	-	33	36	nC
	$v_{DS} = 10 v_{dc}$ (Note 5)	Q _{1(gs)}	-	18	-	
		Q _{2(gd)}	-	10	-	
		Q _{sw}	-	TBD	-	
		Q _{oss}	-	TBD	-	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$ (I_S = 15 \ A_{dc}, \ V_{GS} = 0 \ V_{dc}) \ (Note \ 5) \\ (I_S = 1.5 \ A_{dc}, \ V_{GS} = 0 \ V_{dc}, \ T_J = 150^\circ C) $	V _{SD}		0.70 0.7	1.2 _	V _{dc}
Reverse Recovery Time	$(I_{S} = 15 A_{dc}, V_{GS} = 0 V_{dc}, V_{DD} = 24 V$	t _{rr}	_	37	54	ns
	dI _S /dt = 100 A/µs) (Note 5)	t _a	_	20	-	
		t _b	_	18	-	
	-			1	-	-

Reverse Recovery Stored Charge

5. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperatures.

0.026

_


Q_{RR}

μC

PACKAGE DIMENSIONS

SO–8 Leadless

CASE 751S-02 ISSUE A




Κ

NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME

Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETER.

2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS			
DIM	MIN MAX			
Α	1.750	1.950		
A1	0.254 REF			
В	0.900	1.100		
D	6.000	BSC		
D1	3.046	3.246		
D2	0.154	0.354		
D3	1.246	1.446		
Е	5.000 BSC			
E1	4.392	4.592		
F	2.940	3.140		
G	0.400	0.600		
J1	0.680	0.880		
J2	0.250	0.450		
J3	0.154	0.354		



ON Semiconductor and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.