# Low-Voltage CMOS 16-Bit D-Type Flip-Flop

## With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16374 is a high performance, non–inverting 16–bit D–type flip–flop operating from a 2.3 to 3.6 V supply. The device is byte controlled. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16–bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A  $V_{\rm I}$  specification of 5.5 V allows MC74LCX16374 inputs to be safely driven from 5 V devices.

The MC74LCX16374 consists of 16 edge–triggered flip–flops with individual D–type inputs and 5 V–tolerant 3–state true outputs. The buffered clocks (CPn) and buffered Output Enables ( $\overline{\text{OEn}}$ ) are common to all flip–flops within the respective byte. The flip–flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW–to–HIGH Clock (CP) transition. With the  $\overline{\text{OE}}$  LOW, the contents of the flip–flops are available at the outputs. When the  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance state. The  $\overline{\text{OE}}$  input level does not affect the operation of the flip–flops.

- Designed for 2.3 to 3.6 V V<sub>CC</sub> Operation
- 6.2 ns Maximum t<sub>pd</sub>
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 V$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (20  $\mu A$ ) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V; Machine Model >200 V




http://onsemi.com

ON Semiconductor™

#### **MARKING DIAGRAM**



TSSOP-48 DT SUFFIX CASE 1201-01



A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
MC74LCX16374DT	TSSOP-48	39 Units/Rail
MC74LCX16374DTR2	TSSOP-48	2500 Units/Reel




Figure 1. Pinout: 48-Lead (Top View)




Figure 2. Logic Diagram

#### **PIN NAMES**

PINS	Function
<del>OEn</del>	Output Enable Inputs
CPn	Clock Pulse Inputs
D0-D15	Inputs
O0–O15	Outputs

#### **TRUTH TABLE**

	Inputs		Outputs		Inputs		Outputs
CP1	OE1	D0:7	O0:7	CP2	OE2	D8:15	O8:15
1	L	Н	Н	1	L	Н	Н
1	L	L	L	1	L	L	L
L	L	Х	O0	L	L	Х	O0
Х	Н	Х	Z	Х	Н	Х	Z

 $H = High \ Voltage \ Level; \ L = Low \ Voltage \ Level; \ Z = High \ Impedance \ State; \ \uparrow = Low-to-High \ Transition; \ X = High \ or \ Low \ Voltage \ Level \ and \ Transitions \ Are \ Acceptable, for \ I_{CC} \ reasons, \ DO \ NOT \ FLOAT \ Inputs$ 

#### **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State. (Note 1.)	V
I <sub>IK</sub>	DC Input Diode Current	<b>–</b> 50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	<b>-</b> 50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	ī	Min	Тур	Max	Unit
Vcc	Supply Voltage	Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
Vo	Output Voltage	(HIGH or LOW State) (3-State)	0 0		V <sub>CC</sub> 5.5	V
I <sub>OH</sub>	HIGH Level Output Current	$V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$			- 24 - 12 - 8	mA
I <sub>OL</sub>	LOW Level Output Current	$V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$			+ 24 + 12 + 8	mA
T <sub>A</sub>	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ fr $V_{CC}$ = 3.0 V	om 0.8 V to 2.0 V,	0		10	ns/V

<sup>1.</sup>  $I_O$  absolute maximum rating must be observed.

#### DC ELECTRICAL CHARACTERISTICS

	Characteristic		T <sub>A</sub> = -40°C		
Symbol		Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2.)	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	1.7		V
		2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V	2.0		
V <sub>IL</sub>	LOW Level Input Voltage (Note 2.)	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V		0.7	V
		2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$	V <sub>CC</sub> - 0.2		V
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA}$	1.8		
		V <sub>CC</sub> = 2.7 V; I <sub>OH</sub> = -12 mA	2.2		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -18 mA	2.4		
		V <sub>CC</sub> = 3.0 V; I <sub>OH</sub> = -24 mA	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$		0.2	V
		$V_{CC} = 2.3 \text{ V; } I_{OL} = 8 \text{ mA}$		0.6	
		$V_{CC} = 2.7 \text{ V; } I_{OL} = 12 \text{ mA}$		0.4	
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 16 \text{ mA}$		0.4	
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 24 \text{ mA}$		0.55	
II	Input Leakage Current	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_{I} \le 5.5 \text{ V}$		±5.0	μΑ
I <sub>OZ</sub>	3-State Output Current	$2.3 \leq V_{CC} \leq 3.6 \text{ V}; \text{ 0V} \leq V_{O} \leq 5.5 \text{ V};$ $V_{I} = V_{IH} \text{ or V }_{IL}$		±5.0	μА
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{CC} = 0 \text{ V}; \text{ V}_{I} \text{ or } \text{V}_{O} = 5.5 \text{ V}$		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$2.3 \le V_{CC} \le 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$		20	μΑ
		$2.3 \le V_{CC} \le 3.6 \text{ V}; 3.6 \le V_{I} \text{ or } V_{O} \le 5.5 \text{ V}$		±20	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; V_{IH} = V_{CC} - 0.6 \text{ V}$		500	μΑ

<sup>2.</sup> These values of  $V_I$  are used to test DC electrical characteristics only.

#### AC CHARACTERISTICS $t_R$ = $t_F$ = 2.5 ns; $C_L$ = 50 pF; $R_L$ = 500 $\Omega$

					Lin	nits			Unit
			T <sub>A</sub> = -40°C to +85°C						
			V <sub>CC</sub> = 3.3	V ± 0.3 V	V <sub>CC</sub> =	: 2.7 V	V <sub>CC</sub> = 2.5	5 V ± 0.2 V	
			C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Clock Pulse Frequency	1	170						MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to O <sub>n</sub>	1	1.5 1.5	6.2 6.2	1.5 1.5	6.5 6.5	1.5 1.5	7.4 7.4	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to High and Low Level	2	1.5 1.5	6.1 6.1	1.5 1.5	6.3 6.3	1.5 1.5	7.9 7.9	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time From High and Low Level	2	1.5 1.5	6.0 6.0	1.5 1.5	6.2 6.2	1.5 1.5	7.2 7.2	ns
ts	Setup Time, HIGH or LOW Dn to CP	1	2.5		2.5		3.0		ns
t <sub>h</sub>	Hold Time, HIGH or LOW Dn to CP	1	1.5		1.5		2.0		ns
t <sub>w</sub>	CP Pulse Width, HIGH	3	3.0		3.0		3.5		ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 3.)			1.0 1.0					ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.


#### **DYNAMIC SWITCHING CHARACTERISTICS**

			T <sub>A</sub> = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 4.)	$\begin{aligned} &V_{CC} = 3.3 \; V, \; C_{L} = 50 \; pF, \; V_{IH} = 3.3 \; V, \; V_{IL} = 0 \; V \\ &V_{CC} = 2.5 \; V, \; C_{L} = 30 \; pF, \; V_{IH} = 2.5 \; V, \; V_{IL} = 0 \; V \end{aligned}$		0.8 0.6		V V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 4.)	$\begin{aligned} & V_{CC} = 3.3 \text{ V, } C_{L} = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ & V_{CC} = 2.5 \text{ V, } C_{L} = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{aligned}$		-0.8 -0.6		V V

<sup>4.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

#### **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC}$ = 3.3 V, $V_{I}$ = 0 V or $V_{CC}$	20	pF



#### WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$ 


### WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_R$ = $t_F$ = 2.5 ns, 10% to 90%; f = 1 MHz; $t_W$ = 500 ns



 $t_R$  =  $t_F$  = 2.5 ns (or fast as required) from 10% to 90%; Output requirements:  $V_{OL} \le 0.8$  V,  $V_{OH} \ge 2.0$  V

	V <sub>CC</sub>					
Symbol	3.3 V $\pm$ 0.3 V	2.7 V	2.5 V $\pm$ 0.2 V			
Vmi	1.5 V	1.5 V	V <sub>CC</sub> /2			
Vmo	1.5 V	1.5 V	V <sub>CC</sub> /2			
V <sub>HZ</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V			
V <sub>LZ</sub>	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V			

Figure 3. AC Waveforms



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3 V 6V at $V_{CC}$ = 2.5 $\pm$ 0.2 V
Open Collector/Drain t <sub>PLH</sub> and t <sub>PHL</sub>	6V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND


 $C_L$  = 50 pF at  $V_{CC}$  = 3.3  $\pm$ 0.3 V or equivalent (includes jig and probe capacitance)  $C_L$  = 30 pF at  $V_{CC}$  = 2.5  $\pm$ 0.2 V or equivalent (includes jig and probe capacitance)  $R_L$  =  $R_1$  = 500  $\Omega$  or equivalent  $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )


Figure 4. Test Circuit

#### **PACKAGE DIMENSIONS**

#### TSSOP-48 **DT SUFFIX** CASE 1201-01 ISSUE A

#### SCALE 2:1





- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

  6. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W.

	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	12.40	12.60	0.488	0.496	
В	6.00	6.20	0.236	0.244	
С		1.10		0.043	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.50	BSC	0.0197 BSC		
Н	0.37		0.015		
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.17	0.27	0.007	0.011	
K1	0.17	0.23	0.007	0.009	
L	7.95	8.25	0.313	0.325	
M	0 °	8°	0 °	8°	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

**Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.