Dual Up Counters

The MC14518B dual BCD counter and the MC14520B dual binary counter are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each consists of two identical, independent, internally synchronous 4-stage counters. The counter stages are type D flip-flops, with interchangeable Clock and Enable lines for incrementing on either the positive-going or negative-going transition as required when cascading multiple stages. Each counter can be cleared by applying a high level on the Reset line. In addition, the MC14518B will count out of all undefined states within two clock periods. These complementary MOS up counters find primary use in multi-stage synchronous or ripple counting applications requiring low power dissipation and/or high noise immunity.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Internally Synchronous for High Internal and External Speeds
- Logic Edge–Clocked Design Incremented on Positive Transition of Clock or Negative Transition on Enable
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 2.)

Symbol	Parameter	Value	Unit		
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V		
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V		
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA		
P _D	Power Dissipation, per Package (Note 3.)	500	mW		
T _A	Operating Temperature Range	-55 to +125	°C		
T _{stg}	Storage Temperature Range	-65 to +150	°C		
ΤL	Lead Temperature (8–Second Soldering)	260	°C		

2. Maximum Ratings are those values beyond which damage to the device may occur.

3. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com



ORDERING INFORMATION


Device	Package	Shipping
MC14518BCP	PDIP-16	2000/Box
MC14518BDW	SOIC-16	47/Rail
MC14518BDWR2	SOIC-16	1000/Tape & Reel
MC14518BF	SOEIAJ-16	See Note 1.
MC14518BFEL	SOEIAJ-16	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

PIN ASSIGNMENT

C _A [1●	16] V _{DD}
E _A [2	15] R _B
Q0 _A [3	14] Q3 _B
Q1 _A [4	13] Q2 _B
Q2 _A [5	12] Q1 _B
Q3 _A [6	11] Q0 _B
R _A [7	10] E _B
V _{SS} [8	9] C _B

BLOCK DIAGRAM



TR	UT	Η.	TΑ	BL	.E
----	----	----	----	----	----

Clock	Enable	Reset	Action	
	1	0	Increment Counter	
0	~	0	Increment Counter	
~	Х	0	No Change	
Х	7	0	No Change	
	0	0	No Change	
1	~	0	No Change	
Х	Х	1	Q0 thru Q3 = 0	

X = Don't Care

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	5°C		25°C		12	5°C	
Characteristic		Symbol	Vdc	Min	Max	Min	Тур ^(4.)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15		0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$(V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	I _{OH}	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	 	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	 	- 1.7 - 0.36 - 0.9 - 2.4	 	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		l _{in}	15	—	± 0.1	_	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	_	-	_	_	5.0	7.5	-	_	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current ^(5.) (6 (Dynamic plus Quiesco Per Package) (C _L = 50 pF on all outp buffers switching)	ent,	ΙŢ	5.0 10 15			I _T = (1).6 μΑ/kHz) f I.2 μΑ/kHz) f I.7 μΑ/kHz) f	+ I _{DD}			μAdc

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.

6. To calculate total supply current at loads other than 50 pF:


 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μA (per package), C_L in pF, V = ($V_{DD} - V_{SS}$) in volts, f in kHz is input frequency, and k = 0.002.

SWITCHING CHARACTERISTICS (7.) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Symbol	V _{DD}	Min	Тур ^(8.)	Max	Unit
Output Rise and Fall Time t_{TLH} , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ t_{TLH} , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ t_{TLH} , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t _{⊤LH} , t _{⊤HL}	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time Clock to Q/Enable to Q t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 75 \text{ ns}$	t _{PLH} , t _{PHL}	5.0 10 15	 	280 115 80	560 230 160	ns
Reset to Q $t_{PHL} = (1.7 \text{ ns/pF}) \text{ C}_L + 265 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_L + 117 \text{ ns}$ $t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_L + 95 \text{ ns}$	t _{PHL}	5.0 10 15		330 130 90	650 230 170	ns
Clock Pulse Width	t _{w(H)} t _{w(L)}	5.0 10 15	200 100 70	100 50 35		ns
Clock Pulse Frequency	f _{cl}	5.0 10 15		2.5 6.0 8.0	1.5 3.0 4.0	MHz
Clock or Enable Rise and Fall Time	t _{THL} , t _{TLH}	5.0 10 15			15 5 4	μs
Enable Pulse Width	t _{WH(E)}	5.0 10 15	440 200 140	220 100 70		ns
Reset Pulse Width	t _{WH(R)}	5.0 10 15	280 120 90	125 55 40		ns
Reset Removal Time	t _{rem}	5.0 10 15	- 5 15 20	- 45 - 15 - 5		ns

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.








Figure 2. Switching Time Test Circuit and Waveforms




Figure 3. Timing Diagram




Figure 4. Decade Counter (MC14518B) Logic Diagram (1/2 of Device Shown)





Figure 5. Binary Counter (MC14520B) Logic Diagram (1/2 of Device Shown)

PACKAGE DIMENSIONS




NOTES:

NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
DIMENSION LTO CENTER OF LEADS WHEN FORMED PARALLEL.
DIMENSION B DOES NOT INCLUDE MOLD FLASH.
ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54 BSC	
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
М	0 °	10 °	0 °	10 °
S	0.020	0.040	0.51	1.01

SOIC-16 **DW SUFFIX** PLASTIC SOIC PACKAGE CASE 751G-03 ISSUE B

θ



NOTES:


- IOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INLCUDE MOLD

DIMENSIONS DAND E DO NOT INCLUDE MOLL PROTRUSION.
MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR

THO THOUGHT. THEE OWNER DI WIED WIT
PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS
OF THE B DIMENSION AT MAXIMUM MATERIAL
CONDITION.

	MILLIMETERS							
DIM	MIN MAX							
Α	2.35	2.65						
A1	0.10	0.25						
В	0.35	0.49						
С	0.23	0.32						
D	10.15	10.45						
Ε	7.40	7.60						
е	1.27	BSC						
Н	10.05	10.55						
h	0.25	0.75						
L	0.50	0.90						
θ	0 °	7 °						

PACKAGE DIMENSIONS



NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982

CONTROLLING DIMENSION: MILLIMETER. 2 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. . TERMINAL NUMBERS ARE SHOWN FOR

4. TEHMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

MILLIN	MILLIMETERS IN		
MIN	MAX	MIN	MAX
	2.05		0.081
0.05	0.20	0.002	0.008
0.35	0.50	0.014	0.020
0.18	0.27	0.007	0.011
9.90	10.50	0.390	0.413
5.10	5.45	0.201	0.215
1.27	BSC	0.050) BSC
7.40	8.20	0.291	0.323
0.50	0.85	0.020	0.033
1.10	1.50	0.043	0.059
0 °	10 °	0 °	10 °
0.70	0.90	0.028	0.035
	0.78		0.031
	MIN 0.05 0.35 0.18 9.90 5.10 1.27 7.40 0.50 1.10 0 ° 0.70	MIN MAX 2.05 0.05 0.20 0.35 0.50 0.18 0.27 9.90 10.50 5.10 5.45 1.27 BSC 7.40 7.60 0.85 1.10 1.50 0.50 0.85 1.01 1.0° 0.70 0.90	MIN MAX MIN 2.05 0.05 0.20 0.002 0.35 0.50 0.014 0.18 0.27 0.007 9.90 10.50 0.390 5.10 5.45 0.201 1.27 BSC 0.056 7.40 8.20 0.291 0.50 0.85 0.020 1.10 1.50 0.45 0.50 0.85 0.020 1.10 1.50 0.43 0.50 0.85 0.020 1.10 1.50 0.43

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

- German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) French
- Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.