# **Power MOSFET** 60 Amps, 24 Volts

# **N-Channel DPAK**

### Features

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

| Rating   | Symbol   | Value              | Unit           |
|--|--|--------------------|----------------|
| Drain-to-Source Voltage  | V <sub>DSS</sub>                                     | 24                 | Vdc            |
| Gate-to-Source Voltage - Continuous  | V <sub>GS</sub>                                      | ±20                | Vdc            |
| Thermal Resistance - Junction-to-Case<br>Total Power Dissipation @ $T_A = 25^{\circ}C$<br>Drain Current  | R <sub>θJC</sub><br>P <sub>D</sub>                   | 2.6<br>48          | °C/W<br>W      |
| Continuous @ $T_A = 25^{\circ}$ C, Chip<br>Continuous @ $T_A = 25^{\circ}$ C, Limited by Package<br>Continuous @ $T_A = 25^{\circ}$ C, Limited by Wires  | I <sub>D</sub><br>I <sub>D</sub><br>I <sub>D</sub>   | 60<br>50<br>32     | A<br>A<br>A    |
| Thermal Resistance<br>Junction-to-Ambient (Note 1)<br>Total Power Dissipation @ $T_A = 25^{\circ}C$<br>Drain Current - Continuous @ $T_A = 25^{\circ}C$  | R <sub>θJA</sub><br>P <sub>D</sub><br>I <sub>D</sub> | 80<br>1.56<br>9.3  | C/W<br>W<br>A  |
| Thermal Resistance<br>Junction-to-Ambient (Note 2)<br>Total Power Dissipation @ $T_A = 25^{\circ}C$<br>Drain Current - Continuous @ $T_A = 25^{\circ}C$  | R <sub>θJA</sub><br>P <sub>D</sub><br>I <sub>D</sub> | 120<br>1.04<br>7.6 | °C/W<br>W<br>A |
| Operating and Storage Temperature  | T <sub>J</sub> , and<br>T <sub>stg</sub>             | - 55 to<br>150     | °C             |
| Single Pulse Drain-to-Source Avalanche Energy<br>- Starting T <sub>J</sub> = 25°C<br>(V <sub>DD</sub> = 50 Vdc, V <sub>GS</sub> = 10.0 Vdc,<br>I <sub>L</sub> = 11 Apk, L = 1.0 mH, R <sub>G</sub> = 25 $\Omega$ ) | E <sub>AS</sub>                                      | 60                 | mJ             |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds   | ΤL   | 260                | °C             |

1. When surface mounted to an FR4 board using 1" pad size,


(Cu Area 1.127 in<sup>2</sup>).
When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).




## **ON Semiconductor®**

http://onsemi.com

# **60 AMPERES 24 VOLTS** R<sub>DS(on)</sub> = 8.0 mΩ (Typ.)



#### MARKING DIAGRAM & PIN ASSIGNMENTS



= Year Υ WW = Work Week 60N02R = Device Code


### **ORDERING INFORMATION**

| Device      | Package | Shipping         |  |
|-------------|---------|------------------|--|
| NTD60N02R   | DPAK    | 75 Units/Rail    |  |
| NTD60N02RT4 | DPAK    | 2500 Tape & Reel |  |
| NTD60N02R1  | DPAK    | 75 Units/Rail    |  |

### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

| Cha  | Symbol   | Min                 | Тур                | Max                  | Unit          |              |
|--|--|---------------------|--------------------|----------------------|---------------|--------------|
| OFF CHARACTERISTICS  |  |                     |                    |                      |               |              |
| Drain-to-Source Breakdown Voltage (Note 3)<br>( $V_{GS} = 0 Vdc, I_D = 250 \mu Adc$ )<br>Temperature Coefficient (Positive)  |  |                     | 24<br>-            | 27.5<br>25.5         | -             | Vdc<br>mV/°C |
| Zero Gate Voltage Drain Current<br>$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$<br>$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$ |  |                     | -                  |                      | 1.5<br>10     | μAdc         |
| Gate-Body Leakage Current (VGS   | I <sub>GSS</sub>   | -                   | -                  | ±100                 | nAdc          |              |
| ON CHARACTERISTICS (Note 3)  |  |                     |                    |                      |               |              |
| Gate Threshold Voltage (Note 3)<br>( $V_{DS} = V_{GS}$ , $I_D = 250 \ \mu Adc$ )<br>Threshold Temperature Coefficient (Negative)   |  |                     | 1.0<br>-           | 1.5<br>4.1           | 2.0           | Vdc<br>mV/°C |
| $      Static Drain-to-Source On-Resist. \\ (V_{GS} = 4.5 Vdc, I_D = 15 Adc) \\ (V_{GS} = 10 Vdc, I_D = 20 Adc) \\ (V_{GS} = 10 Vdc, I_D = 30 Adc) \\ $                  | R <sub>DS(on)</sub>  | -<br>-<br>-         | 11.2<br>8.0<br>8.2 | 12.5<br>10.5<br>-    | mΩ            |              |
| Forward Transconductance (V <sub>DS</sub> =  | <b>9</b> FS  | -                   | 27                 | -                    | Mhos          |              |
| DYNAMIC CHARACTERISTICS  |  |                     |                    |                      |               |              |
| Input Capacitance  |  | C <sub>iss</sub>    | -                  | 948                  | 1330          | pF           |
| Output Capacitance   | (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc,<br>f = 1.0 MHz)                          | C <sub>oss</sub>    | -                  | 456                  | 640           | -            |
| Transfer Capacitance   |  | C <sub>rss</sub>    | -                  | 160                  | 225           |              |
| SWITCHING CHARACTERISTICS  | (Note 4)   |                     |                    |                      |               |              |
| Turn-On Delay Time   |  | t <sub>d(on)</sub>  | -                  | 7.0                  | -             | ns           |
| Rise Time  | (V <sub>GS</sub> = 10.0 Vdc, V <sub>DD</sub> = 10 Vdc,                                       | t <sub>r</sub>      | -                  | 53                   | -             |              |
| Turn-Of f Delay Time   | $I_D = 30 \text{ Adc}, R_G = 3.0 \Omega$   | t <sub>d(off)</sub> | -                  | 14                   | I             |              |
| Fall Time  |  | t <sub>f</sub>      | -                  | 10                   | I             |              |
| Gate Charge  | (V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 30 Adc,<br>V <sub>DS</sub> = 10 Vdc) (Note 3)   | QT                  | -                  | 8.4                  | I             | nC           |
|  |  | Q1                  | -                  | 3.7                  | I             |              |
|  |  | Q2                  | -                  | 4.04                 | i             |              |
| SOURCE-DRAIN DIODE CHARA   | CTERISTICS   |                     |                    |                      |               |              |
| Forward On-Voltage   |  | V <sub>SD</sub>     | -<br>-<br>-        | 0.88<br>1.10<br>0.80 | 1.2<br>-<br>- | Vdc          |
| Reverse Recovery Time  |  | t <sub>rr</sub>     | -                  | 15.5                 | -             | ns           |
|  | $(I_{S} = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, dI_{S}/dt = 100 \text{ A}/\mu s)$ (Note 3) | t <sub>a</sub>      | -                  | 12.6                 | -             | 1            |
|  |  | t <sub>b</sub>      | -                  | 2.6                  | -             | 1            |
| Reverse Recovery Stored Charge   | Q <sub>rr</sub>  | -                   | 0.005              | -                    | μC            |              |

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.






Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Thermal Response

#### PACKAGE DIMENSIONS

DPAK CASE 369A-13 ISSUE AB



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

|     | INCHES    |       | MILLIMETERS |      |
|-----|-----------|-------|-------------|------|
| DIM | MIN       | MAX   | MIN         | MAX  |
| Α   | 0.235     | 0.250 | 5.97        | 6.35 |
| В   | 0.250     | 0.265 | 6.35        | 6.73 |
| C   | 0.086     | 0.094 | 2.19        | 2.38 |
| D   | 0.027     | 0.035 | 0.69        | 0.88 |
| E   | 0.033     | 0.040 | 0.84        | 1.01 |
| F   | 0.037     | 0.047 | 0.94        | 1.19 |
| G   | 0.180 BSC |       | 4.58 BSC    |      |
| Н   | 0.034     | 0.040 | 0.87        | 1.01 |
| J   | 0.018     | 0.023 | 0.46        | 0.58 |
| K   | 0.102     | 0.114 | 2.60        | 2.89 |
| L   | 0.090 BSC |       | 2.29 BSC    |      |
| R   | 0.175     | 0.215 | 4.45        | 5.46 |
| S   | 0.020     | 0.050 | 0.51        | 1.27 |
| U   | 0.020     |       | 0.51        |      |
| V   | 0.030     | 0.050 | 0.77        | 1.27 |
| Z   | 0.138     |       | 3.51        |      |

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.