Dual 4-Stage Binary Counter

The SN74LS393 contains a pair of high-speed 4-stage ripple counters.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- Dual Versions
- Individual Asynchronous Clear for Each Counter
- Typical Max Count Frequency of 50 MHz
- Input Clamp Diodes Minimize High Speed Termination Effects

Symbol	Parameter	Min	Тур	Мах	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current – High			-0.4	mA
IOL	Output Current – Low			8.0	mA



ON Semiconductor[™]

http://onsemi.com

LOW POWER SCHOTTKY



PLASTIC N SUFFIX CASE 646



SOIC D SUFFIX CASE 751A




SOEIAJ M SUFFIX CASE 965

ORDERING INFORMATION

Device	Package	Shipping
SN74LS393N	14 Pin DIP	2000 Units/Box
SN74LS393D	SOIC-14	55 Units/Rail
SN74LS393DR2	SOIC-14	2500/Tape & Reel
SN74LS393M	SOEIAJ-14	See Note 1
SN74LS393MEL	SOEIAJ-14	See Note 1

 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

CONNECTION DIAGRAM DIP (TOP VIEW)




		LOADING	G (Note a)
PIN NAME	S	HIGH	LOW
CP	Clock (Active LOW Going Edge)		
	Input to +16 (LS393)	0.5 U.L.	1.0 U.L.
CP0	Clock (Active LOW Going Edge)		
	Input to ÷2 (LS390)	0.5 U.L.	1.0 U.L.
CP1	Clock (Active LOW Going Edge)		
	Input to ÷ 5 (LS390)	0.5 U.L.	1.5 U.L.
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.25 U.L.
Q ₀ – Q ₃	Flip-Flop Outputs	10 U.L.	5 U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

FUNCTIONAL DESCRIPTION

Each half of the SN74LS393 operates in the Modulo 16 binary sequence, as indicated in the ÷16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.



H = HIGH Voltage Level L = LOW Voltage Level

H H H H

H H H HHHH

LLL L H H L H

L H

L H L H L H H

			Limits					
Symbol	Paramete	r	Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu All Inputs	t HIGH Voltage for
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu All Inputs	t LOW Voltage for
VIK	Input Clamp Diode Vol	tage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} =$	= –18 mA
VOH	Output HIGH Voltage		2.7	3.5		V	V_{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table	
				0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage			0.35	0.5	V	I _{OL} = 8.0 mA	VIN = VIL or VIH per Truth Table
I					20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
IН	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN}	I = 7.0 V
		MR			-0.4	mA		
IIL Input LOW Current		CP, CP ₀			-1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V	I = 0.4 V
	CP ₁	CP ₁			-2.4	mA	1	
IOS	Short Circuit Current (Note 2)	-20		-100	mA	V _{CC} = MAX	
ICC	Power Supply Current				26	mA	V _{CC} = MAX	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

2. Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V)

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency CP0 to Q0	25	35		MHz	
fMAX	M <u>axim</u> um Clock Frequency CP ₁ to Q ₁	20			MHz	
^t PLH ^t PHL	Pr <u>opag</u> ation Delay, CP to Q ₀		12 13	20 20	ns	C _L = 15 pF
^t PLH ^t PHL	CP to Q ₃		40 40	60 60	ns	
^t PHL	MR to Any Output		24	39	ns	

AC SETUP REQUIREMENTS (T_A = 25°C, V_{CC} = 5.0 V)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tW	Clock Pulse Width	20			ns	
tW	MR Pulse Width	20			ns	V _{CC} = 5.0 V
t _{rec}	Recovery Time	25			ns	

AC WAVEFORMS






Figure 1.



*The number of Clock Pulses required between tPHL and tPLH measurements can be determined from the appropriate Truth Table.

PACKAGE DIMENSIONS




NOT	ES:
1.	DIMENSIONING AND TOLERANCING PER ANSI
	Y14.5M, 1982.
2	CONTROLLING DIMENSION: INCH

2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL


	INC	HES	MILLIN	IETERS	
DIM	MIN	MIN MAX		MAX	
Α	0.715	0.770	18.16	18.80	
В	0.240	0.260	6.10	6.60	
С	0.145	0.185	3.69	4.69	
D	0.015	0.021	0.38	0.53	
F	0.040	0.070	1.02	1.78	
G	0.100	BSC	2.54 BSC		
Н	0.052	0.095	1.32	2.41	
J	0.008	0.015	0.20	0.38	
К	0.115	0.135	2.92	3.43	
L	0.290	0.310	7.37	7.87	
Μ		10°		10°	
Ν	0.015	0.039	0.38	1.01	

PACKAGE DIMENSIONS



MAXIMUM MATERIAL CONDITION.						
	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	8.55	8.75	0.337	0.344		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
Μ	0 °	7°	0 °	7°		
Р	5.80	6.20	0.228	0.244		
R	0.25	0.50	0.010	0.019		

PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5. DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MIN MAX		MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
c	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
Η _E	7.40	8.20	0.291	0.323	
0.50	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10 °	
Q ₁	0.70	0.90	0.028	0.035	
Z		1.42		0.056	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.