# Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output

The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all ON Semiconductor TTL families.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

#### **GUARANTEED OPERATING RANGES**


Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
IOH	Output Current – High			-2.6	mA
l <sub>OL</sub>	Output Current – Low			24	mA




http://onsemi.com

# LOW POWER SCHOTTKY

#### MARKING DIAGRAMS







SOIC-20 DW SUFFIX CASE 751D





= 3 or 4

**CASE 967** 

A = Assembly Location


WL = Wafer Lot

WW = Work Week


#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

CONNECTION DIAGRAM DIP (TOP VIEW)



#### SN74LS374



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **PIN NAMES**

D <sub>0</sub> – D <sub>7</sub>	Data Inputs
LÉ	Latch Enable (Active HIGH) Input
CP	Clock (Active HIGH Going Edge) Input
0E	Output Enable (Active LOW) Input

O<sub>0</sub> - O<sub>7</sub> Outputs

NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

#### **LOADING** (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
65 U.L.	15 U.L.

#### **TRUTH TABLE**

#### LS373

D <sub>n</sub>	LE	OE	o <sub>n</sub>
Ι	Ι	L	I
L	Η	L	L
Х	L	L	$Q_0$
Х	Х	Н	Z*

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance


#### LS374

D <sub>n</sub>	LE	OE	o <sub>n</sub>
Н	4	L	Н
L	4	L	L
X	Х	Н	Z*


<sup>\*</sup> Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).

#### **LOGIC DIAGRAMS**

#### SN74LS373



#### SN74LS374



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Inpu All Inputs	t LOW Voltage for
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	= −18 mA
Vон	Output HIGH Voltage	2.4	3.1		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> or V <sub>IL</sub> per Truth	= MAX, V <sub>IN</sub> = V <sub>IH</sub> Table
.,	0		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
lozh	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V_{O}$	<sub>UT</sub> = 2.7 V
lozL	Output Off Current LOW			-20	μΑ	V <sub>CC</sub> = MAX, V <sub>O</sub>	UT = 0.4 V
lu i	Input HIGH Current			20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
-IH	input nigh Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
IIL	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current (Note 1)	-30		-130	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current			40	mA	V <sub>CC</sub> = MAX	

<sup>1.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ( $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ )

			Limits						
			LS373		LS374				
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency				35	50		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		12 12	18 18				ns	C: - 45 pE
<sup>t</sup> PLH <sup>t</sup> PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$C_L$ = 45 pF, $R_L$ = 667 $Ω$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		12 15	20 25		12 15	20 25	ns	C <sub>L</sub> = 5.0 pF

#### AC SETUP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limi		nits			
		LS373		LS373 LS374		374	
Symbol	Parameter	Min	Max	Min	Max	Unit	
t <sub>W</sub>	Clock Pulse Width	15		15		ns	
t <sub>S</sub>	Setup Time	5.0		20		ns	
t <sub>h</sub>	Hold Time	20		0		ns	

#### **DEFINITION OF TERMS**

SETUP TIME  $(t_S)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

#### SN74LS373

#### **AC WAVEFORMS**






Figure 1.



#### SN74LS373

#### **AC LOAD CIRCUIT**



\* Includes Jig and Probe Capacitance.

#### **SWITCH POSITIONS**

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
tPZL	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed

Figure 4.

#### SN74LS374

#### **AC WAVEFORMS**





Figure 5.




0E 1.3 V 1.3 V 1.3 V 2 V<sub>OH</sub> ≥ V<sub>OH</sub> ≈ 1.3 V 0.5 V

Figure 7.

#### SN74LS374

#### **AC LOAD CIRCUIT**



#### **SWITCH POSITIONS**

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed

\* Includes Jig and Probe Capacitance.

Figure 8.

#### **DEVICE ORDERING INFORMATION**


Device Order Number	Package Type	Tape and Reel Size
SN74LS373N	PDIP-20	1440 Units/Box
SN74LS373DW	SOIC-WIDE	38 Units/Rail
SN74LS373DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS373M	SOEIAJ-20	See Note 2
SN74LS373MEL	SOEIAJ-20	See Note 2
SN74LS374N	PDIP-20	1440 Units/Box
SN74LS374DW	SOIC-WIDE	38 Units/Rail
SN74LS374DWR2	SOIC-WIDE	2500/Tape and Reel
SN74LS374M	SOEIAJ-20	See Note 2
SN74LS374MEL	SOEIAJ-20	See Note 2

<sup>2.</sup> For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

#### **PACKAGE DIMENSIONS**

### **N SUFFIX**


PLASTIC PACKAGE CASE 738-03 ISSUE E



- IOLES:
  1 DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN
  FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD
- FLASH.

	INCHES		MILLIN	IETERS
DIM	MIN	MIN MAX MIN		MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
Е	0.050	BSC	1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100	BSC	2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300 BSC		7.62	BSC
M	0 °	15°	0°	15°
N	0.020	0.040	0.51	1.01

#### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- NOTES:

  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS DATE EDO NOT INCLUDE MOLD PROTRUSION.


  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL
  BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
c	0.23	0.32		
D	12.65	12.95		
Е	7.40	7.60		
е	1.27 BSC			
Н	10.05	10.55		
h	0.25	0.75		
۲	0.50	0.90		
A	0 0	7 (		

#### PACKAGE DIMENSIONS


#### **M SUFFIX**


SOEIAJ PACKAGE CASE 967-01 **ISSUE O** 



0.10 (0.004)

0.13 (0.005) M





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
  DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
Α <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	12.35	12.80	0.486	0.504
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
ΗE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	0 °	10°	0 °	10 °
Q <sub>1</sub>	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and was are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.