# **Dual D-Type Flip-Flop with Set and Reset**

The MC74VHCT74A is an advanced high speed CMOS D-type flip-flop fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The signal level applied to the D input is transferred to Q output during the positive going transition of the Clock pulse.

Reset  $(\overline{RD})$  and Set  $(\overline{SD})$  are independent of the Clock (CP) and are accomplished by setting the appropriate input Low.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5 V CMOS level output swings.

The VHCT74A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when  $V_{CC}=0$  V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

- High Speed:  $f_{max} = 60 \text{ MHz}$  (Typ) at  $V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 2 \mu A \text{ (Max)}$  at  $T_A = 25 \text{°C}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 4.5 V to 5.5 V Operating Range
- Low Noise:  $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 128 FETs or 32 Equivalent Gates



## ON Semiconductor®

http://onsemi.com



**D SUFFIX** 14-LEAD SOIC PACKAGE CASE 751A



**DT SUFFIX** 14-LEAD TSSOP PACKAGE CASE 948G



M SUFFIX 14-LEAD SOIC EIAJ PACKAGE CASE 965

RD1 [	1 ●	14	o v <sub>cc</sub>
D1 [	2	13	RD2
CP1	3	12	D2
SD1	4	11	CP2
Q1 [	5	10	SD2
Q1 [	6	9	] Q2
GND [	7	8	Q2

Figure 1. Pin Assignment

#### ORDERING INFORMATION

Device	Package	Shipping
MC74VHCTXXAD	SOIC	55 Rail
MC74VHCTXXADT	TSSOP	96 Rail




Figure 2. Logic Diagram

### **FUNCTION TABLE**

	Inputs				puts
SD	RD	CP	D	Q	Ø
L	Н	Х	Χ	Н	Г
Н	L	X	X	L	Н
L	L	Χ	Χ	H*	H*
Н	Н		Н	Н	L
Н	Н	$\mathcal{L}$	L	L	Н
Н	Н	L	Χ	No Cl	nange
Н	Н	Н	Χ	No Cl	nange
Н	Н	~	Х		nange

<sup>\*</sup>Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

#### **MAXIMUM RATINGS\***

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage		-0.5 to + 7.0	V
V <sub>out</sub>	DC Output Voltage	V <sub>CC</sub> = 0 High or Low State	-0.5 to + 7.0 -0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input Diode Current		-20	mA
I <sub>OK</sub>	Output Diode Current (V <sub>OUT</sub> < GN	D; V <sub>OUT</sub> > V <sub>CC</sub> )	±20	mA
I <sub>out</sub>	DC Output Current, per Pin		±25	mA
Icc	DC Supply Current, V <sub>CC</sub> and GND	Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature		-65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	4.5	5.5	V
V <sub>in</sub>	DC Input Voltage	0	5.5	V
V <sub>out</sub>	DC Output Voltage V <sub>CC</sub> = 0 High or Low State	0	5.5 V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-40	+ 85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	ns/V

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>		T <sub>A</sub> = -40 to 85°C				
Symbol	Parameter	Test Conditions	V	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		4.5 to 5.5	2.0			2.0		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		4.5 to 5.5			0.8		0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OH</sub> = -50 μA	4.5	4.4	4.5		4.4		V
	$V_{in} = V_{IH} \text{ or } V_{IL}$	I <sub>OH</sub> = -8 mA	4.5	3.94			3.80		
V <sub>OL</sub>	Maximum Low–Level Output Voltage	I <sub>OL</sub> = 50 μA	4.5		0.0	0.1		0.1	V
	$V_{in} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 8 mA	4.5			0.36		0.44	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0	μА
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5			2.0		20.0	μА
Ісст	Quiescent Supply Current	Per Input: V <sub>IN</sub> = 3.4 V Other Input: V <sub>CC</sub> or GND	5.5			1.35		1.50	mA
I <sub>OPD</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5 V	0			0.5		5.0	μА

<sup>\*</sup> Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

<sup>†</sup>Derating - SOIC Packages: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

#### AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ns}$ )

				T <sub>A</sub> = 25°C		T <sub>A</sub> = - 40 to 85°C			
Symbol	Parameter	Test Cond	itions	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, CP to Q or $\overline{\mathbf{Q}}$	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15 pF$ $C_L = 50 pF$		5.8 6.3	7.8 8.8	1.0 1.0	9.0 10.0	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, SD or RD to Q or Q	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15 pF$ $C_L = 50 pF$		7.6 8.1	10.4 11.4	1.0 1.0	12.0 13.0	ns
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle)	$V_{CC} = 5.0 \pm 0.5 V$	$C_L = 15 pF$ $C_L = 50 pF$	100 80	160 140		80 65		MHz
C <sub>in</sub>	Maximum Input Capacitance				4	10		10	pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_{PD}$	Power Dissipation Capacitance (Note 1.)	24	pF

<sup>1.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/2 (per flip–flop). C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

### **TIMING REQUIREMENTS** (Input $t_f = t_f = 3.0 \text{ ns}$ )

		V <sub>CC</sub>	Guaranteed Limit		
Symbol	Parameter	v	T <sub>A</sub> = 25°C	T <sub>A</sub> = - 40 to 85°C	Unit
t <sub>w</sub>	Minimum Pulse Width, CP	$5.0 \pm 0.5$	5.0	5.0	ns
t <sub>w</sub>	Minimum Pulse Width, RD or SD	$5.0 \pm 0.5$	5.0	5.0	ns
t <sub>su</sub>	Minimum Setup Time, D to CP	$5.0 \pm 0.5$	5.0	5.0	ns
t <sub>h</sub>	Minimum Hold Time, D to CP	$5.0 \pm 0.5$	0.0	0.0	ns
t <sub>rec</sub>	Minimum Recovery Time, SD or RD to CP	$5.0 \pm 0.5$	3.5	3.5	ns




Figure 3. Switching Waveform




Figure 4. Switching Waveform





Figure 5. Switching Waveform



\*Includes all probe and jig capacitance

Figure 6. Switching Waveform





Figure 7. Input Equivalent Circuit

#### **OUTLINE DIMENSIONS**

#### **D SUFFIX** SOIC-14 CASE 751A-03 **ISSUE F**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
7	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
Р	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

#### **OUTLINE DIMENSIONS**

#### **DT SUFFIX TSSOP** CASE 948G-01 **ISSUE 0**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  5. DIMENSION K DOES NOT INCLUDE DAMBAR
- 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
  EXCESS OF THE K DIMENSION AT MAXIMUM
  MATERIAL CONDITION.


  6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
M	0°	8°	0°	8°	

#### **OUTLINE DIMENSIONS**

#### **M SUFFIX** SO-14 CASE 965-01 **ISSUE O**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018)

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A <sub>1</sub>	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
С	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Е	5.10	5.45	0.201	0.215
е	1.27	BSC	0.050	BSC
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0°	10°
$Q_1$	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.