



# 16-Bit 500 kSPS SAR Unipolar ADC with Ref

## Preliminary Technical Data

**AD7666\***


### FEATURES

**Throughput: 500 kSPS**
**INL:  $\pm 2.5$  LSB Max ( $\pm 0.0038\%$  of Full Scale)**
**16 Bits Resolution with No Missing Codes**
**Analog Input Voltage Range: 0 V to 2.5 V**
**No Pipeline Delay**
**Parallel and Serial 5 V/3 V Interface**
**SPI™/QSPI™/MICROWIRE™/DSP Compatible**
**Single 5 V Supply Operation**
**Power Dissipation**
**67 mW Typ without REF, 77 mW Typ with REF**
**15  $\mu$ W @ 100 SPS**
**Power-Down Mode: 7  $\mu$ W Max**
**Package: 48-Lead Quad Flat Pack (LQFP);**
**48-Lead Chip Scale Package (LFCSP)**
**Pin-to-Pin Compatible with PulSAR ADCs**

### APPLICATIONS

**Data Acquisition**
**Instrumentation**
**Digital Signal Processing**
**Spectrum Analysis**
**Medical Instruments**
**Battery-Powered Systems**
**Process Control**

### FUNCTIONAL BLOCK DIAGRAM



### PulSAR Selection

Type / kSPS	100 - 250	500 - 570	1000
Pseudo Differential	AD7651	AD7650/52	AD7653
	AD7660/61	AD7664/66	AD7667
True Bipolar	AD7663	AD7665	AD7671
True Differential	AD7675	AD7676	AD7677

### GENERAL DESCRIPTION

The AD7666 is a 16-bit, 500 kSPS, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. The part contains a high-speed 16-bit sampling ADC, an internal conversion clock, internal reference, error correction circuits, and both serial and parallel system interface ports.

It is fabricated using Analog Devices' high-performance, 0.6 micron CMOS process, with correspondingly low cost and is available in a 48-lead LQFP and a tiny 48-lead LFCSP with operation specified from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

\*Patent pending.

SPI and QSPI are trademarks of Motorola Inc.

MICROWIRE is a trademark of National Semiconductor Corporation

### REV. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### PRODUCT HIGHLIGHTS

- Fast Throughput**  
The AD7666 is a 500 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.
- Internal Reference**  
The AD7666 has an internal reference and allows for an external reference to be used.
- Superior INL**  
The AD7666 has a maximum integral nonlinearity of 2.5 LSB with no missing 16-bit code.
- Single-Supply Operation**  
The AD7666 operates from a single 5 V supply and dissipates a typical of 67 mW. Its power dissipation decreases with throughput. It consumes 7  $\mu$ W maximum when in power-down.
- Serial or Parallel Interface**  
Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic.

**AD7666—SPECIFICATIONS**

(-40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
<b>RESOLUTION</b>		16			Bits
<b>ANALOG INPUT</b>					
Voltage Range	$V_{IN} - V_{INGND}$	0		$V_{REF}$	V
Operating Input Voltage	$V_{IN}$	-0.1		+3	V
Analog Input CMRR	$V_{INGND}$	-0.1		+0.5	V
Input Current	$f_{IN} = 10$ kHz		TBD		dB
Input Impedance	100 kSPS Throughput		TBD		μA
		See Analog Input Section			
<b>THROUGHPUT SPEED</b>					
Complete Cycle				1	μs
Throughput Rate		0		500	kSPS
<b>DC ACCURACY</b>					
Integral Linearity Error		-2.5		+2.5	LSB <sup>1</sup>
No Missing Codes		16			Bits
Transition Noise			TBD		LSB
Full-Scale Error <sup>2</sup>	REF = 2.5 V		±TBD	±TBD	% of FSR
Unipolar Zero Error <sup>2</sup>			±TBD	±TBD	LSB
Power Supply Sensitivity	AVDD = 5 V ± 5%		±TBD		LSB
<b>AC ACCURACY</b>					
Signal-to-Noise	$f_{IN} = 100$ kHz		90		dB
Spurious Free Dynamic Range	$f_{IN} = 100$ kHz		100		dB
Total Harmonic Distortion	$f_{IN} = 45$ kHz		-100		dB
	$f_{IN} = 100$ kHz		-100		dB
Signal-to-(Noise+Distortion)	$f_{IN} = 100$ kHz		90		dB
	$f_{IN} = 100$ kHz		30		dB
-3 dB Input Bandwidth	-60 dB Input, $f_{IN} = 10$ 0kHz		14.5		MHz
<b>SAMPLING DYNAMICS</b>					
Aperture Delay			2		ns
Aperture Jitter			5		ps rms
Transient Response	Full-Scale Step			750	ns
<b>REFERENCE</b>					
Internal Reference Voltage	@ 25°C	TBD	2.5	TBD	V
Internal Reference Source Current			TBD		μA
Internal Reference Temp Drift	-40°C to +85°C		TBD		ppm/°C
Internal Reference Temp Drift	0°C to +70°C		TBD		ppm/°C
Turn-on Settling Time			TBD		
External Reference Voltage Range		2.3	2.5	AVDD - 1.85	V
External Reference Current Drain	500 kSPS Throughput		TBD		μA
Temperature Pin					
Voltage Output @ 25°C			313		mV
Temperature Sensitivity			1		mV/°C
Output Resistance			4.3		kΩ
<b>DIGITAL INPUTS</b>					
Logic Levels					
$V_{IL}$		-0.3		+0.8	V
$V_{IH}$		2.0		OVDD + 0.3	V
$I_{IL}$		-1		+1	μA
$I_{IH}$		-1		+1	μA
<b>DIGITAL OUTPUTS</b>					
Data Format			Parallel or Serial 16-Bits		
Pipeline Delay			Conversion Results Available Immediately after Completed Conversion		
$V_{OL}$	$I_{SINK} = 1.6$ mA			0.4	V
$V_{OH}$	$I_{SOURCE} = -500$ μA	OVDD - 0.6			V
<b>POWER SUPPLIES</b>					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25 <sup>8</sup>	V
Operating Current	500 kSPS Throughput				
AVDD <sup>4</sup>			TBD		mA
DVDD <sup>4</sup>			TBD		mA
OVDD <sup>4</sup>			TBD		μA
Power Dissipation <sup>4</sup> without REF	500 kSPS Throughput		67		mW
	100 SPS Throughput <sup>5</sup>		15		μW
	In Power-Down Mode <sup>6</sup>			TBD	μW

Parameter	Conditions	Min	Typ	Max	Unit
Power Dissipation with REF	500 kSPS Throughput 100 SPS Throughput In Power-Down Mode <sup>6</sup>		77 10.015	TBD	mW mW μW
TEMPERATURE RANGE <sup>7</sup>					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	–40		+85	°C

## NOTES

<sup>1</sup>LSB means Least Significant Bit. With the 0 V to 2.5 V input range, one LSB is 38.15 μV.<sup>2</sup>See Definition of Specifications section. These specifications do not include the error contribution from the external reference.<sup>3</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.<sup>4</sup>Tested in parallel reading mode using external reference.<sup>5</sup>With external REF.<sup>6</sup>With all digital inputs forced to DVDD or DGND respectively.<sup>7</sup>Contact factory for extended temperature range.<sup>8</sup>The max should be the minimum of 5.25V and DVDD+0.3 V.

Specifications subject to change without notice.

**TIMING SPECIFICATIONS** (–40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 11 AND 12					
Convert Pulsewidth	t <sub>1</sub>	5			ns
Time Between Conversions	t <sub>2</sub>	2			μs
CNVST <sup>3</sup> LOW to BUSY HIGH Delay	t <sub>3</sub>			30	ns
BUSY HIGH All Modes Except in Master Serial Read After Convert Mode	t <sub>4</sub>			1.25	μs
Aperture Delay	t <sub>5</sub>		2		ns
End of Conversion to BUSY LOW Delay	t <sub>6</sub>	10			ns
Conversion Time	t <sub>7</sub>			1.25	μs
Acquisition Time	t <sub>8</sub>	750			ns
RESET Pulsewidth	t <sub>9</sub>	10			ns
REFER TO FIGURES 13, 14, AND 15 (Parallel Interface Modes)					
CNVST <sup>3</sup> LOW to DATA Valid Delay	t <sub>10</sub>			1.25	μs
DATA Valid to BUSY LOW Delay	t <sub>11</sub>	45			ns
Bus Access Request to DATA Valid	t <sub>12</sub>			40	ns
Bus Relinquish Time	t <sub>13</sub>	5		15	ns
REFER TO FIGURES 16 AND 17 (Master Serial Interface Modes) <sup>1</sup>					
$\overline{\text{CS}}$ LOW to SYNC Valid Delay	t <sub>14</sub>			10	ns
$\overline{\text{CS}}$ LOW to Internal SCLK Valid Delay <sup>1</sup>	t <sub>15</sub>			10	ns
$\overline{\text{CS}}$ LOW to SDOUT Delay	t <sub>16</sub>			10	ns
CNVST <sup>3</sup> LOW to SYNC Delay	t <sub>17</sub>		525		ns
SYNC Asserted to SCLK First Edge Delay	t <sub>18</sub>	3			ns
Internal SCLK Period <sup>2</sup>	t <sub>19</sub>	25		40	ns
Internal SCLK HIGH <sup>2</sup>	t <sub>20</sub>	12			ns
Internal SCLK LOW <sup>2</sup>	t <sub>21</sub>	7			ns
SDOUT Valid Setup Time <sup>2</sup>	t <sub>22</sub>	4			ns
SDOUT Valid Hold Time <sup>2</sup>	t <sub>23</sub>	2			ns
SCLK Last Edge to SYNC Delay <sup>2</sup>	t <sub>24</sub>	3			ns
$\overline{\text{CS}}$ HIGH to SYNC HI-Z	t <sub>25</sub>			10	ns
$\overline{\text{CS}}$ HIGH to Internal SCLK HI-Z	t <sub>26</sub>			10	ns
$\overline{\text{CS}}$ HIGH to SDOUT HI-Z	t <sub>27</sub>			10	ns
BUSY HIGH in Master Serial Read after Convert <sup>2</sup>	t <sub>28</sub>		See Table I		μs
CNVST <sup>3</sup> LOW to SYNC Asserted Delay	t <sub>29</sub>		1.25		μs
SYNC Deasserted to BUSY LOW Delay	t <sub>30</sub>		25		ns
REFER TO FIGURES 18 AND 20 (Slave Serial Interface Modes) <sup>1</sup>					
External SCLK Setup Time	t <sub>31</sub>	5			ns
External SCLK Active Edge to SDOUT Delay	t <sub>32</sub>	3		18	ns
SDIN Setup Time	t <sub>33</sub>	5			ns
SDIN Hold Time	t <sub>34</sub>	5			ns
External SCLK Period	t <sub>35</sub>	25			ns
External SCLK HIGH	t <sub>36</sub>	10			ns
External SCLK LOW	t <sub>37</sub>	10			ns

## NOTES

<sup>1</sup>In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise, the load is 60 pF maximum.<sup>2</sup>In serial master read during convert mode. See Table I for serial master read after convert mode.

Specifications subject to change without notice.

Table I. Serial clock timings in Master Read after Convert

<b>DIVSCLK[1] DIVSCLK[0]</b>		<b>0 0</b>	<b>0 1</b>	<b>1 0</b>	<b>1 1</b>	<b>unit</b>
SYNC to SCLK First Edge Delay Minimum	t <sub>18</sub>	3	17	17	17	ns
Internal SCLK Period minimum	t <sub>19</sub>	25	50	100	200	ns
Internal SCLK Period maximum	<sub>19</sub> t	40	70	140	280	ns
Internal SCLK HIGH Minimum	t <sub>20</sub>	12	22	50	100	ns
Internal SCLK LOW Minimum	t <sub>21</sub>	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t <sub>22</sub>	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t <sub>23</sub>	2	4	30	89	ns
SCLK Last Edge to SYNC Delay Minimum	t <sub>24</sub>	3	60	140	300	ns
Busy High Width Maximum	t <sub>24</sub>	2	2.5	3.5	5.75	μs

## ABSOLUTE MAXIMUM RATINGS\*

$IN^2$ ,  $TEMP^2$ , REF, REFBUFFIN, INGND, REFGND to AGND  
 .....AVDD + 0.3 V to AGND – 0.3 V

## Ground Voltage Differences

AGND, DGND, OGND .....  $\pm 0.3$  V

## Supply Voltages

AVDD, DVDD, OVDD ..... –0.3V to +7 V

AVDD to DVDD, AVDD to OVDD .....  $\pm 7$  V

DVDD to OVDD ..... –0.3V to +7 V

Digital Inputs ..... –0.3 V to DVDD + 3.0 V

Internal Power Dissipation<sup>3</sup> ..... 700 mW

Internal Power Dissipation<sup>4</sup> ..... 2.5 W

Junction Temperature ..... 150°C

Storage Temperature Range ..... –65°C to +150°C

## Lead Temperature Range

(Soldering 10 sec) ..... 300°C

## NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


<sup>2</sup>See Analog Input section.

<sup>3</sup>Specification is for the device in free air:

48-Lead LQFP;  $\theta_{JA} = 91^\circ\text{C/W}$ ,  $\theta_{JC} = 30^\circ\text{C/W}$

<sup>4</sup>Specification is for the device in free air:

48-Lead LFCSP;  $\theta_{JA} = 26^\circ\text{C/W}$



\*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD  $C_L$  OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs,  $C_L = 10$  pF




Figure 2. Voltage Reference Levels for Timing

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7666AST	–40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7666ASTRL	–40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7666ACP	–40°C to +85°C	Chip Scale (LFCSP)	CP-48
AD7666ACPRL	–40°C to +85°C	Chip Scale (LFCSP)	CP-48
EVAL-AD7666CB <sup>1</sup>			Evaluation Board
EVAL-CONTROL BRD2 <sup>2</sup>			Controller Board

## NOTES

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.


<sup>2</sup>This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7666 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION  
48-Lead LQFP  
(ST-48)



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type	Description
1,41,42	AGND	P	Analog Power Ground Pin
2,44	AVDD	P	Input Analog Power Pins. Nominally 5 V.
3,6,7 40–42	NC		No Connect
4	BYTESWAP	DI	Parallel Mode Selection (8/16 bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	OB/2C	DI	Straight Binary/Binary Two's Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted resulting in a two's complement output from its internal shift register.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.
9,10	DATA[0:1]	DI	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.
11,12	DATA[2:3] or DIVSCLK[0:1]	DI/O	When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is serial master read after convert. These inputs, part of the serial port, are used to slow down if desired the internal serial clock which clocks the data output. In other serial modes, these pins are not used.
13	DATA[4] or EXT/INT	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.
14	DATA[5] or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal. It is active in both master and slave mode. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.

Pin No.	Mnemonic	Type	Description
15	DATA[6] or INVCLK	DI/O	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave mode.
16	DATA[7] or RDC/SDIN	DI/O	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input depending on the state of $\overline{\text{EXT/INT}}$ . When $\overline{\text{EXT/INT}}$ is HIGH, RDC/SDIN could be used as a data input to daisy chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence. When $\overline{\text{EXT/INT}}$ is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete.
17	OGND	P	Input/Output Interface Digital Power Ground
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply than the supply of the host interface (5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground
21	DATA[8] or SDOUT	DO	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7666 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of $\text{OB}/\overline{2\text{C}}$ . In serial mode, when $\overline{\text{EXT/INT}}$ is LOW, SDOUT is valid on both edges of SCLK. In serial mode, when $\overline{\text{EXT/INT}}$ is HIGH: If INVCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling edge. If INVCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next rising edge.
22	DATA[9] or SCLK	DI/O	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as the Bit 9 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, dependent upon the logic state of the $\overline{\text{EXT/INT}}$ pin. The active edge where the data SDOUT is updated depends upon the logic state of the INVCLK pin.
23	DATA[10] or SYNC	DO	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock ( $\overline{\text{EXT/INT}}$ = Logic LOW). When a read sequence is initiated and INVSCLK is LOW, SYNC is driven HIGH and remains HIGH while SDOUT output is valid. When a read sequence is initiated and INVSCLK is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid.
24	DATA[11] or RDERROR	DO	When $\overline{\text{SER/PA}}\overline{\text{R}}$ is LOW, this output is used as the Bit 11 of the Parallel Port Data Output Bus. When $\overline{\text{SER/PA}}\overline{\text{R}}$ is HIGH and $\overline{\text{EXT/INT}}$ is HIGH, this output, part of the serial port, is used as an incomplete read error flag. In slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed high.
25–28	DATA[12:15]	DO	Bit 12 to Bit 15 of the Parallel Port Data output bus. These pins are always outputs regardless of the state of $\overline{\text{SER/PA}}\overline{\text{R}}$ .
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data ready clock signal.
30	DGND	P	Must Be Tied to Digital Ground
31	$\overline{\text{RD}}$	DI	Read Data. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled.
32	$\overline{\text{CS}}$	DI	Chip Select. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled. $\overline{\text{CS}}$ is also used to gate the external clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7666. Current conversion if any is

Pin No.	Mnemonic	Type	Description
34	PD	DI	aborted. If not used, this pin could be tied to DGND. Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.
35	$\overline{\text{CNVST}}$	DI	Start Conversion. If $\overline{\text{CNVST}}$ is HIGH when the acquisition phase ( $t_8$ ) is complete, the next falling edge on $\overline{\text{CNVST}}$ puts the internal sample/hold into the hold state and initiates a conversion started. This mode is the most appropriate if low sampling jitter is desired. If $\overline{\text{CNVST}}$ is LOW when the acquisition phase ( $t_8$ ) is complete, the internal sample/hold is put into the hold state and a conversion is immediately started.
36	AGND	P	Must Be Tied to Analog Ground
37	REF	AI	Reference Input Voltage
38	REFGND	AI	Reference Input Analog Ground
39	INGND	AI	Analog Input Ground
43	IN	AI	Primart Analog Input with a Range of 0 to 2.5 V.
45	TEMP	AO	Temperature sensor voltage output.
46	REFBUFIN	AI/O	Reference Input Voltage. The reference output and the reference buffer input.
47	PDREF	DI	Allows choice of Internal or External voltage reference. When HIGH, the internal reference is switched off and an external reference must be used. When low, the on-chip reference is turned on.
48	PDBUF	DI	Allows choice of buffering internal reference. When LOW, the buffer is selected. When HIGH, the buffer is switched off.

## NOTES

AI = Analog Input

AI/O = Bidirectional Analog

AO = Analog Output

DI = Digital Input

DI/O = Bidirectional Digital

DO = Digital Output

P = Power



## DEFINITION OF SPECIFICATIONS

## INTEGRAL NONLINEARITY ERROR (INL)

Linearity error refers to the deviation of each individual code from a line drawn from “negative full scale” through “positive full scale.” The point used as “negative full scale” occurs 1/2 LSB before the first code transition. “Positive full scale” is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

## DIFFERENTIAL NONLINEARITY ERROR (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

## FULL-SCALE ERROR

The last transition (from 011 . . . 10 to 011 . . . 11 in two’s complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (2.49994278 V for the 0 V–2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

## UNIPOLAR ZERO ERROR

The first transition should occur at a level 1/2 LSB above analog ground (19.073  $\mu$ V for the 0 V–2.5 V range). Unipolar zero error is the deviation of the actual transition from that point.

## SPURIOUS FREE DYNAMIC RANGE (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

## EFFECTIVE NUMBER OF BITS (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to  $S/(N+D)$  by the following formula:

$$ENOB = (S/[N+D]_{dB} - 1.76)/6.02$$

and is expressed in bits.

## TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

## SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

SIGNAL TO (NOISE + DISTORTION) RATIO  
( $S/[N+D]$ )

$S/(N+D)$  is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for  $S/(N+D)$  is expressed in decibels.

## APERTURE DELAY


Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the  $\overline{CNVST}$  input to when the input signal is held for a conversion.

## TRANSIENT RESPONSE


The time required for the AD7666 to achieve its rated accuracy after a full-scale step function is applied to its input.

## OVERVOLTAGE RECOVERY


The time required for the ADC to recover to full accuracy after an analog input signal 150% of full-scale is reduced to 50% of the full-scale value.




TPC 1. Integral Nonlinearity vs. Code




TPC 4. Differential Nonlinearity vs. Code




TPC 2. Histogram of 16,384 Conversions of a DC Input at the Code Transition




TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center




TPC 3. FFT Plot




TPC 6. SNR, THD vs. Temperature




TPC 7. SNR,  $S/(N+D)$ , and ENOB vs. Frequency




TPC 10. THD, Harmonics, and SFDR vs. Frequency




TPC 8. SNR and  $S/(N+D)$  vs. Input Level  
(Referred to Full Scale)



TPC 11. Typical Delay vs. Load Capacitance  $C_L$



TPC 9. Operating Currents vs. Sample Rate



TPC 12. Power-Down Operating Currents vs. Temperature

## AD7666

### CIRCUIT INFORMATION

The AD7666 is a very fast, low power, single supply, precise 16-bit analog-to-digital converter (ADC).

The AD7666 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7666 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in either a 48-lead LQFP package or a 48-lead LFCSP that saves space and allows flexible configurations as either serial or parallel interface. The AD7666 is pin-to-pin compatible with PulSAR ADC's and is an upgrade of the AD7651.

### CONVERTER OPERATION

The AD7666 is a successive-approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional "LSB" capacitor. The comparator's negative input is connected to a "dummy" capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator's positive input is connected to AGND via  $SW_A$ . All independent switches are connected to the analog input IN. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal on IN input. Similarly, the "dummy" capacitor acquires the analog signal on INGND input.

When the  $\overline{CNVST}$  input goes low, a conversion phase is initiated. When the conversion phase begins,  $SW_A$  and  $SW_B$  are opened first. The capacitor array and the "dummy" capacitor are then disconnected from the inputs and connected to the REF-GND input. Therefore, the differential voltage between IN and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary-weighted voltage steps ( $V_{REF}/2$ ,  $V_{REF}/4$ ,  $\dots$ ,  $V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB first, to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output low.




Figure 3. ADC Simplified Schematic

### Transfer Functions

Using the  $OB/\overline{2C}$  digital input, the AD7666 offers two output codings: straight binary and two's complement. The LSB size is  $V_{REF}/65536$ , which is about  $38.15 \mu V$ . The ideal transfer characteristic for the AD7666 is shown in Figure 4 and Table I.




Figure 4. ADC Ideal Transfer Function

Table I. Output Codes and Ideal Input Voltages

Description	Analog Input	Digital Output Code Hexa	
		Straight Binary	Two's Complement
FSR - 1 LSB	2.499962 V	FFFF <sup>1</sup>	7FFF <sup>1</sup>
FSR - 2 LSB	2.499923 V	FFFE	7FFE
Midscale + 1 LSB	1.250038 V	8001	0001
Midscale	1.25 V	8000	0000
Midscale - 1 LSB	1.249962 V	7FFF	FFFF
-FSR + 1 LSB	38 $\mu V$	0001	8001
-FSR	0 V	0000 <sup>2</sup>	8000 <sup>2</sup>

#### NOTES

<sup>1</sup>This is also the code for overrange analog input ( $V_{IN} - V_{INGND}$  above  $V_{REF} - V_{REFGND}$ ).

<sup>2</sup>This is also the code for underrange analog input ( $V_{IN}$  below  $V_{INGND}$ ).

**TYPICAL CONNECTION DIAGRAM**

Figure 5 shows a typical connection diagram for the AD7666.

**Analog Input**

Figure 6 shows an equivalent circuit of the input structure of the AD7666.




Figure 6. Equivalent Analog Input Circuit

The two diodes D1 and D2 provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle

a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from AVDD. In such case, an input buffer with a short circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between IN and INGND. Unlike other converters, the INGND input is sampled at the same time as the IN input. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 7, which represents the typical CMRR over frequency. For instance, by using INGND to sense a remote signal ground, difference of ground potentials between the sensor and the local ADC ground are eliminated.




Figure 5. Typical Connection Diagram

## AD7666




Figure 7. Analog Input CMR vs. Frequency

During the acquisition phase, the impedance of the analog input IN can be modeled as a parallel combination of capacitor C1 and the network formed by the series connection of R1 and C2. Capacitor C1 is primarily the pin capacitance. The resistor R1 is typically 183 Ω and is a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C2 is typically 60 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1. The R1, C2 makes a one-pole low-pass filter that reduces undesirable aliasing effect and limits the noise.

When the source impedance of the driving circuit is low, the AD7664 can be driven directly. Large source impedances will significantly affect the ac performances, especially the total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades in function of the source impedance and the maximum input frequency as shown in Figure TBD.




Figure 8. THD vs. Analog Input Frequency and Source Resistance

## Driver Amplifier Choice

Although the AD7666 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7666 analog input circuit must be able together to settle for a full-scale step the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% to 0.01% is more commonly specified. It could significantly differ from the settling time at 16 bit level and it should therefore be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high-gain bandwidth, meets this settling time requirement even when used with high gain up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7666. The noise coming from the driver is filtered by the AD7666 analog input circuit one-pole low-pass filter made by R1 and C2 or the external filter if any is used. The SNR degradation due to the amplifier is:

$$SNR_{\text{loss}} = 20 \log \left( \frac{28}{\sqrt{784 + \frac{\pi^2}{2} f_{-3dB}^2 (N e_N)^2}} \right)$$

where

$f_{-3dB}$  is the –3 dB input bandwidth of the AD7666 in MHz

(14.5) or the cutoff frequency of the input filter if any used.

$N$  is the noise gain of the amplifier (1 if in buffer configuration).

$e_N$  is the equivalent input noise voltage of the op amp in  $nV/(Hz)^{1/2}$ .

For instance, a driver like the AD8021, with an equivalent input noise of  $2 nV/\sqrt{Hz}$  and configured as a buffer, thus with a noise gain of 1, the SNR degrades by only 0.13 dB with the filter used in figure 5.

- The driver needs to have a THD performance suitable to that of the AD7666.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where dual version is needed and gain of 1 is used.

The AD829 is another alternative where high-frequency (above 100 kHz) performance is not required. In gain of 1, it requires an 82 pF compensation capacitor.

The AD8610 is another option where low bias current is needed in low-frequency applications.

### Voltage Reference Input

The AD7666 allows the choice of either an internal 2.5 V voltage reference or an external 2.5 V reference.

To use the internal reference along with the internal buffer, PDREF and PDBUF should both be LOW. This will produce a voltage on REFBUFIN of 1.25 V and the buffer's gain will be 2, resulting in a 2.5 V reference on REF pin.

To use an external reference along with the internal buffer, PDREF should be HIGH and PDBUF should be low. This powers down the internal reference and allows for the 2.5 V reference to be applied to REFBUFIN. In this mode the buffer's gain is 1.

To use both external reference and external buffer, PDREF and PDBUF should both be HIGH. The reference input should be applied to REFBUFIN.

It is useful to decouple the REFBUFIN pin with a 100 nF ceramic capacitor. The output impedance of the REFBUFIN pin is 4 k $\Omega$ . Thus, the 100 nF capacitor provides an RC filter for noise reduction.

It should be noted that the internal reference and internal buffer are independent of the power down (PD) pin of the part. Powering down the part does not power down the internal reference or the internal buffer. Furthermore, powering down the internal reference and internal buffer, as well as powering them up, requires time. This is due to the fact that we have charging and discharging capacitors on the REF which require some settling time. Therefore, for applications requiring low power, there will always be a typical of 10 mW of power dissipated if you decide to use the internal reference and internal buffer even during times with no conversions.

The internal reference is temperature compensated to  $2.5\text{V} \pm \text{TBD mV}$ . The reference is trimmed to provide a typical drift of TBD ppm/8C. This typical drift characteristic is shown in Figure TBD. For improved drift performance, an external reference such as the AD780 can be used.




Figure TBD

For the external reference, the voltage reference input REF of the AD7666 has a dynamic input impedance; it should therefore be driven by a low-impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference but usually consists of a 1  $\mu\text{F}$  ceramic capacitor and a low ESR tanta-

lum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47  $\mu\text{F}$  is an appropriate value for the tantalum capacitor when using either the internal reference or one of the recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780 voltage references
- The low power ADR291 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7666s, it is more effective to buffer the reference voltage using the internal buffer. To do so, PDREF should be HIGH, and PDBUF should be low.

Care should also be taken with the reference temperature coefficient of the voltage reference which directly affects the full-scale accuracy if this parameter matters. For instance, a  $\pm 15$  ppm/°C tempco of the reference changes the full scale by  $\pm 1$  LSB/°C.

$V_{\text{REF}}$ , as mentioned in the specification table, could be increased to  $\text{AVDD} - 1.85$  V. The benefit here is the increased SNR obtained as a result of this increase. Since the input range is defined in terms of  $V_{\text{REF}}$ , this would essentially increase the range to make it a 0 to 3 V input range with an AVDD above 4.85 V. One of the benefits here is the additional SNR obtained as a result of this increase. The theoretical improvement as a result of this increase in reference is 1.58 dB ( $20 \log [3/2.5]$ ). Due to the theoretical quantization noise, however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage.

The TEMP pin, which measures the temperature of the AD7666, can be used as follows. Refer to figure TBD to see the connectivity. The output of the TEMP pin is applied to one of the inputs of the analog switch (ADG779). The other input, as shown is the analog signal. The output of the switch is connected to the AD8021 which is configured as a follower. The output of the op-amp is applied to the IN pin. Refer to the Specification Table for the appropriate values related to the TEMP pin. This configuration could be very useful to improve the calibration accuracy over the temperature range.




Figure TBD

### Power Supply

The AD7666 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and  $\text{DVDD} + 0.3$  V. To reduce the



## AD7666

number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7666 is independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3V, and thus free from supply voltage induced latchup.

### POWER DISSIPATION Vs. THROUGHPUT

Operating currents are very low during the acquisition phase, which allows a significant power saving when the conversion rate is reduced as shown in Figure 10. The AD7666 automatically reduces its power consumption at the end of each conversion phase. This feature makes the AD7666 ideal for very low power battery applications. It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power supply rails (i.e., DVDD or DGND) and OVDD should not exceed DVDD by more than 0.3V




Figure 10. Power Dissipation vs. Sample Rate

### CONVERSION CONTROL

Figure 11 shows the detailed timing diagrams of the conversion process. The AD7666 is controlled by the signal  $\overline{\text{CNVST}}$  which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The  $\overline{\text{CNVST}}$  signal operates independently of  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals.




Figure 11. Basic Conversion Timing

Conversions can be automatically initiated. If  $\overline{\text{CNVST}}$  is held low when  $\overline{\text{BUSY}}$  is low, the AD7666 controls the acquisition phase and then automatically initiates a new conversion. By keeping  $\overline{\text{CNVST}}$  low, the AD7666 keeps

the conversion process running by itself. It should be noted that the analog input has to be settled when  $\overline{\text{BUSY}}$  goes low. Also, at power-up,  $\overline{\text{CNVST}}$  should be brought low once to initiate the conversion process. In this mode, the AD7666 could sometimes run slightly faster than the guaranteed limits of 500 kSPS.




Figure 12. RESET Timing

Although  $\overline{\text{CNVST}}$  is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing.

It is a good thing to shield the  $\overline{\text{CNVST}}$  trace with ground and also to add a low value serial resistor (i.e., 50  $\Omega$ ) termination close to the output of the component that drives this line.

For applications where the SNR is critical,  $\overline{\text{CNVST}}$  signal should have a very low jitter. Some solutions to achieve that is to use a dedicated oscillator for  $\overline{\text{CNVST}}$  generation or, at least, to clock it with a high-frequency low-jitter clock as shown in Figure 5.

### DIGITAL INTERFACE

The AD7666 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7666 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7666 to the host system interface digital supply. Finally, by using the  $\text{OB}/2\overline{\text{C}}$  input pin, both two's complement or straight binary coding can be used.

The two signals  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  control the interface.  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  have a similar effect because they are OR'd together internally. When at least one of these signals is high, the interface outputs are in high impedance. Usually,  $\overline{\text{CS}}$  allows the selection of each AD7666 in multicircuits applications and is held low in a single AD7666 design.  $\overline{\text{RD}}$  is generally used to enable the conversion result on the data bus.






Figure 13. Master Parallel Data Timing for Reading (Continuous Read)

#### PARALLEL INTERFACE

The AD7666 is configured to use the parallel interface when the  $\text{SER}/\overline{\text{PAR}}$  is held low. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figure 14 and Figure 15. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. That avoids any potential feed-through between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 16. Master Serial Data Timing for Reading (Read After Convert)




Figure 17. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)




Figure 18. Slave Serial Data Timing for Reading (Read After Convert)




Figure 14. Slave Parallel Data Timing for Reading (Read After Convert)

The BYTESWAP pin allows a glueless interface to a 8 bits bus. As shown in Figure TBD, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16 bits data can be read in 2 bytes on either D[15:8] or D[7:0].




Figure TBD, 8-bit Parallel Interface




Figure 15. Slave Parallel Data Timing for Reading (Read During Convert)

## SERIAL INTERFACE

The AD7666 is configured to use the serial interface when the SER/PAR is held high. The AD7666 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on SCLK pin. The output data is valid on both the rising and falling edge of the data clock.




Figure 20. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

## MASTER SERIAL INTERFACE

### Internal Clock

The AD7666 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held low. The AD7666 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 16 and Figure 17 show the detailed timing diagrams of these two modes.

Usually, because the AD7666 is used with a fast throughput, the mode master, read during conversion is the most recommended serial mode when it can be used.

In read-during-conversion mode, the serial clock and data toggle at appropriate instants which minimize potential feedthrough between digital activity and the critical conversion decisions.

In read-after-conversion mode, it should be noted that, unlike in other modes, the signal BUSY returns low after the 16 data bits are pulsed out and not at the end of the conversion phase which results in a longer BUSY width.

## SLAVE SERIAL INTERFACE

### External Clock

The AD7666 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by CS. When CS and RD are both low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 18 and Figure 20 show the detailed timing diagrams of these methods.

While the AD7666 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7666 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recom-

mended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of BUSY high.

### External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. Figure 18 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the result of this conversion can be read while both CS and RD are low. The data is shifted out, MSB first, with 16 clock pulses and is valid on both rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process.

Another advantage is to be able to read the data at any speed up to 40 MHz which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7666 provides a “daisy-chain” feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 19. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Hence, the

## AD7666

MSB of the “upstream” converter just follows the LSB of the “downstream” converter on the next SCLK cycle.




Figure 19. Two AD7666s in a “Daisy-Chain” Configuration

### External Clock Data Read During Conversion

Figure 20 shows the detailed timing diagrams of this method. During a conversion, while both  $\overline{CS}$  and  $\overline{RD}$  are both low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 16 clock pulses and is valid on both rising and falling edge of the clock. The 16 bits have to be read before the current conversion is complete. If that is not done,  $\overline{RDERROR}$  is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no “daisy chain” feature in this mode and  $\overline{RDC/SDIN}$  input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 18 MHz is recommended to ensure that all the bits are read during the first half of the conversion phase. For this reason, this mode is more difficult to use.

### MICROPROCESSOR INTERFACING

The AD7666 is ideally suited for traditional dc measurement applications supporting a microprocessor, and ac signal processing applications interfacing to a digital signal processor. The AD7666 is designed to interface either with a parallel 16-bit-wide interface or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7666 to prevent digital noise from coupling into the ADC. The following sections illustrate the use of the AD7666 with an SPI-equipped microcontroller, the ADSP-21065L and ADSP-218x signal processors.

#### SPI Interface (MC68HC11)

Figure 21 shows an interface diagram between the AD7666 and an SPI-equipped microcontroller like the MC68HC11. To accommodate the slower speed of the microcontroller, the AD7666 acts as a slave device and data must be read after conversion. This mode allows also the “daisy chain” feature.

The convert command could be initiated in response to an internal timer interrupt. The reading of output data, one byte at a time, if necessary, could be initiated in response

to the end-of-conversion signal (BUSY going low) using to an interrupt line of the microcontroller. The Serial Peripheral Interface (SPI) on the MC68HC11 is configured for master mode (MSTR = 1), Clock Polarity Bit (CPOL) = 0, Clock Phase Bit (CPHA) = 1 and SPI Interrupt Enable (SPIE = 1) by writing to the SPI Control Register (SPCR). The IRQ is configured for edge-sensitive-only operation (IRQE = 1 in OPTION register).




Figure 21. Interfacing the AD7666 to SPI Interface

#### ADSP-21065L in Master Serial Interface

As shown in Figure 22, the AD7666 can be interfaced to the ADSP-21065L using the serial interface in master mode without any glue logic required. This mode combines the advantages of reducing the number of wire connections and being able to read the data during or after conversion at user convenience.

The AD7666 is configured for the internal clock mode ( $\overline{EXT/INT}$  low) and acts, therefore, as the master device. The convert command can be generated by either an external low jitter oscillator or, as shown, by a FLAG output of the ADSP-21065L or by a frame output TFS of one serial port of the ADSP-21065L which can be used as a timer. The serial port on the ADSP-21065L is configured for external clock (IRFS = 0), rising edge active (CKRE = 1), external late framed sync signals (IRFS = 0, LAFS = 1, RFSR = 1) and active high (LRFS = 0). The serial port of the ADSP-21065L is configured by writing to its receive control register (SRCTL)—see ADSP-2106x SHARC User’s Manual. Because the serial port within the ADSP-21065L will be seeing a discontinuous clock, an initial word reading has to be done after the ADSP-21065L has been reset to ensure that the serial port

is properly synchronized to this clock during each following data read operation.




Figure 22. Interfacing to the ADSP-21065L Using the Serial Master Mode

## APPLICATION HINTS

### Bipolar and Wider Input Ranges

In some applications, it is desired to use a bipolar or wider analog input range like, for instance,  $\pm 10$  V,  $\pm 5$  V or 0 V to 5 V. Although the AD7666 has only one unipolar range, by simple modifications of the input driver circuitry, bipolar and wider input ranges can be used without any performance degradation.

Figure 23 shows a connection diagram which allows that. Components values required and resulting full-scale ranges are shown in Table II.

For applications where accurate gain and offset are desired, they can be calibrated by acquiring a ground and a voltage reference using an analog multiplexer, U2, as shown for bipolar input ranges in Figure 23.




Figure 23. Using the AD7666 in 16-Bit Bipolar and/or Wider Input Ranges

Table II. Component Values and Input Ranges

Input Range	R1	R2	R3	R4
$\pm 10$ V	250 $\Omega$	2 k $\Omega$	10 k $\Omega$	8 k $\Omega$
$\pm 5$ V	500 $\Omega$	2 k $\Omega$	10 k $\Omega$	6.67 k $\Omega$
0 V to $-5$ V	1 k $\Omega$	2 k $\Omega$	None	0 $\Omega$

## Layout

The AD7666 has very good immunity to noise on the power supplies as can be seen in Figure 9. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7666 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7666, or, at least, as close as possible to the AD7666. If the AD7666 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point, which should be established as close as possible to the AD7666.

It is recommended to avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7666 to avoid noise coupling. Fast switching signals like  $\overline{\text{CNVST}}$  or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This will reduce the effect of feedthrough through the board.

The power supplies lines to the AD7666 should use as large trace as possible to provide low impedance paths and reduce the effect of glitches on the power supplies lines. Good decoupling is also important to lower the supplies impedance presented to the AD7666 and reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supplies pins AVDD, DVDD, and OVDD close to, and ideally right up against, these pins and their corresponding ground pins. Additionally, low ESR 10  $\mu$ F capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple.

The DVDD supply of the AD7666 can be either a separate supply or come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended that if no separate supply available, connect the DVDD digital supply to the analog supply, AVDD, through an RC filter as shown in Figure 5, and connect the system supply to the interface digital supply, OVDD, and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high-frequency spikes.

The AD7666 has five different ground pins: INGND, REF-GND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REF-GND senses the reference voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.



### Evaluating the AD7666 Performance

A recommended layout for the AD7666 is outlined in the evaluation board for the AD7666. The evaluation

## AD7666

board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the Eval-Control Board.

48-Lead Quad Flatpack (LQFP)  
(ST-48)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS