

## **8 STAGE PRESETTABLE** SYNCHRONOUS DOWN COUNTER


- HIGH SPEED :
- $f_{MAX} = 38MHz$  (TYP.) at  $V_{CC} = 6V$ LOW POWER DISSIPATION:
- $I_{CC} = 4\mu A(MAX.)$  at  $T_A = 25^{\circ}C$ HIGH NOISE IMMUNITY:
- $V_{NIH} = V_{NIL} = 28 \% V_{CC}$  (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE:  $|I_{OH}| = I_{OL} = 4mA$  (MIN)
- BALANCED PROPAGATION DELAYS: t<sub>PLH</sub> ≅ t<sub>PHL</sub>
- WIDE OPERATING VOLTAGE RANGE:  $V_{CC}$  (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 40102

#### DESCRIPTION

The M74HC40102 is an high speed CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER fabricated with silicon gate C<sup>2</sup>MOS technology.

The HCF40102 consists of an 8 stage synchronous down counter with a single output which is active when the internal count is zero. The HC40102 is configured as two cascaded 4-bit BCD counters. This device has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT / ZERO DETECT output are active low logic. In normal operation the counter is decremented by one count on each positive


#### **PIN CONNECTION AND IEC LOGIC SYMBOLS**



#### **ORDER CODES**

PACKAG E	TUBE	T & R
DIP	M74HC40102B1R	
SOP	M74HC40102M1R	M74HC40102RM13TR
TSSOP		M74HC40102TTR

transition of the CLOCK. Counting is inhibited when the CARRY-IN / COUNTER ENABLE (CI/ input is high. The CARRY-OUT CE) 1 ZERO-DETECT (CO/ZD) output goes low when the count reaches zero if the  $\overline{CI/CE}$  input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the J input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the J inputs is asynchronously forced into the counter regardless of the state of the SPE CI/CE or CLOCK inputs. J input J0-J7 represent two 4-bit BCD words. When the CLEAR, CLR input is low, the counter is



asynchronously cleared to its maximum count  $(99_{10})$  regardless of the state of any other input. The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the time of zero count, the counters will jump to the maximum count giving a

counting sequence of 100 clock pulses long. The HC40102 may be cascaded using the CI/CE input and the  $\overline{\text{CO/ZD}}$  output, in either a synchronous or ripple mode. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

INPUT
-------

#### INPUT AND OUTPUT EQUIVALENT CIRCUIT

PIN No	SYMBOL	NAME AND FUNCTION
1	CLOCK	Clock Input (LOW to HIGH edge triggered)
2	CLEAR	Asynchronous Master Reset Input (Active Low)
3	CI/CE	Terminal Enable Input
4, 5, 6, 7, 10, 11, 12, 13	J0 to J9	Jam Inputs
9	APE	Asynchronous Preset Enable Inputs(Active Low)
14	CO/ZD	Terminal Count Output (Active Low)
15	SPE	Synchronous Preset Enable Input (Active Low)
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

**PIN DESCRIPTION** 


#### **TRUTH TABLE**

C	ONTRO	L INPUT	S	MODE	FUNCTIONAL DESCRIPTION				
CLEAR	APE	SPE	CI/CE	MODE	FUNCTIONAL DESCRIPTION				
Н	Н	Н	Н	COUNT INHIBIT	EVEN IF CLOCK IS GIVEN, NO COUNT IS MADE				
Н	Н	Н	L	REGULAR COUNT	DOWN COUNT AT RISING EDGE OF CLOCK				
н	Н	L	х	SYNCHRONOUS PRESET	DATA OF PI TERMINAL IS PRESET AT RISING EDGE OF CLOCK				
Н	L	х	х	ASYNCHRONOUS PRESET	DATA OF PI TERMINAL IS ASYNCHRONOUSLY PRESET TO CLOCK				
L	Х	Х	Х	CLEAR	COUNTER IS SET TO MAXIMUM COUNT				


X : Don't Care Maximum Count is "99"

<u>ل</u>رک

#### LOGIC DIAGRAM



#### **TIMING CHART**



**\$**7**/** 

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	-0.5 to +7	V
VI	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
Ι <sub>Ο</sub>	DC Output Current	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
PD	Power Dissipation	500(*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied (\*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply Voltage		2 to 6	V
VI	Input Voltage		0 to V <sub>CC</sub>	V
Vo	Output Voltage		0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature		-55 to 125	°C
	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000	ns
t <sub>r</sub> , t <sub>f</sub>		$V_{CC} = 4.5V$	0 to 500	ns
		$V_{CC} = 6.0V$	0 to 400	ns

#### DC SPECIFICATIONS

		L I	Test Condition				Value				
Symbol	Parameter	v <sub>cc</sub>		T <sub>A</sub> = 25°C		C	-40 to 85°C		-55 to 125°C		Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	l
V <sub>IH</sub>	High Level Input	2.0		1.5			1.5		1.5		
	Voltage	4.5		3.15			3.15		3.15		V
		6.0		4.2			4.2		4.2		L
V <sub>IL</sub>	Low Level Input	2.0				0.5		0.5		0.5	l
	Voltage	4.5				1.35		1.35		1.35	V
		6.0				1.8		1.8		1.8	
V <sub>OH</sub>	High Level Output Voltage	2.0	I <sub>O</sub> =-20 μΑ	1.9	2.0		1.9		1.9		l
		4.5	I <sub>O</sub> =-20 μA	4.4	4.5		4.4		4.4		
		6.0	I <sub>O</sub> =-20 μA	5.9	6.0		5.9		5.9		V
		4.5	I <sub>O</sub> =-4.0 mA	4.18	4.31		4.13		4.10		l
		6.0	I <sub>O</sub> =-5.2 mA	5.68	5.8		5.63		5.60		l
V <sub>OL</sub>	Low Level Output	2.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	
	Voltage	4.5	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	l
		6.0	I <sub>O</sub> =20 μA		0.0	0.1		0.1		0.1	V
		4.5	I <sub>O</sub> =4.0 mA		0.17	0.26		0.33		0.40	l
		6.0	I <sub>O</sub> =5.2 mA		0.18	0.26		0.33		0.40	l
Ι <sub>Ι</sub>	Input Leakage Current	6.0	$V_{I} = V_{CC} \text{ or } GND$			± 0.1		± 1		± 1	μΑ
I <sub>CC</sub>	Quiescent Supply Current	6.0	$V_I = V_{CC}$ or GND			4		40		80	μΑ

### **AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6ns$ )

		٦	Test Condition				Value				
Symbol	Parameter	v <sub>cc</sub>		T <sub>A</sub> = 25°C			-40 to 85°C		-55 to 125°C		Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition	2.0			30	75		95		110	
	Time	4.5			8	15		19		22	ns
		6.0			7	13		16		19	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			96	185		230		280	
	Time (CK - CO/ZD)	4.5			24	37		46		56	ns
	(CK - CO/ZD)	6.0			20	31		39		47	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			116	225		280		340	
	T <u>ime</u> (APE - CO/ZD)	4.5			29	45		56		68	ns
	(APE - CO/ZD)	6.0			25	38		48		57	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			104	200		250		300	
		4.5			26	40		50		60	ns
(CL - CO/ZD)	(CL - CO/ZD)	6.0			22	34		43		51	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	2.0			48	95		120		145	
		4.5			12	19		24		29	ns
	(CI/CE - CO/ZD)	6.0			10	16		20		24	

<b>A7/</b>	

		Test Condition		Value						
Symbol	Parameter	v <sub>cc</sub>	Т	T <sub>A</sub> = 25°C			⊳ 85°C	-55 to 125°C		Unit
		(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>	Maximum Clock	2.0	4	8		3		2.6		
	Frequency	4.5	20	32		16		13		MHz
		6.0	24	38		19		15		
t <sub>W</sub>	Clock Pulse Width	2.0	150	20		195		235		
	HIGH or LOW	4.5	30	7		36		45		ns
		6.0	25	5		32		40		
t <sub>W</sub>	CLEAR Pulse	2.0	115	35		140		175		
	Width LOW	4.5	20	12		28		35		ns
		6.0	19	10		24		30		
t <sub>W</sub>	Preset Enable	2.0	115	31		140		175		
	Pulse Width APE,	4.5	20	11		28		35		ns
LOW	6.0	19	9		24		30			
t <sub>REM</sub>	Removal time	2.0	47	12		62		70		
CLEAR to CLOCK or APE to CLOCK	4.5	9	4		12		13		ns	
	6.0	8	3		10		11			
t <sub>SETUP</sub>	Set Up Time SPE	2.0	70	20		90		110		
02.0.	to CLOCK	4.5	13	7		16		20		ns
		6.0	11	5		15		16		
t <sub>SETUP</sub>	Set Up Time CI/CE	2.0	140	40		175		205		
	to CLOCK	4.5	27	14		36		42		ns
		6.0	23	12		31		36		
t <sub>SETUP</sub>	Set Up Time Jn to	2.0	72	20		92		105		
	CLOCK	4.5	14	8		18		20		ns
		6.0	12	6		15		18		
t <sub>hold</sub>	Hold Time SPE to	2.0	-14	0		0		0		
	CLOCK	4.5	-5	0		0		0		ns
		6.0	-4	0		0		0		
t <sub>hold</sub>	Hold Time CI/CE to	2.0	-30	0		0		0		
CLOCK	CLOCK	4.5	-11	0		0		0		ns
		6.0	-9	0		0		0		
t <sub>hold</sub>	Hold Time Jn to	2.0	-17	0		0		0		
	CLOCK	4.5	-6	0		0		0		ns
		6.0	-5	0		0		0		

#### **CAPACITIVE CHARACTERISTICS**

	Test Cor		Test Condition	Value							
Symbol	Parameter	v <sub>cc</sub>		Т	<sub>A</sub> = 25°	С	-40 to	85°C	-55 to	125°C	Unit
		(Ŭ)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
C <sub>IN</sub>	Input Capacitance	5.0			5	10		10		10	pF
C <sub>PD</sub>	Power Dissipation Capacitance (note 1)	5.0			60						pF

1)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation.  $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}$ 

#### **FUNCTIONAL DESCRIPTION**

This device is an 8-stage presettable synchronous down counter. Carry Out/Zero Detect (CO/ZD) is output at the "L" level for the period of 1 bit when the readout becomes "0". This device adopts binary coded decimal notation, making setting up to 99 counts possible.

#### COUNT OPERATION

At the "H" level of control input of CLEAR, SPE and APE, the counter carriers out down count operation one by one at the rise of pulse given to CLOCK input. Count operation can be inhibited by setting Carry Input/Clock Enable CI/CE to the "H" level.


CO/ZD is output at the "L" level when the readout becomes "0" but is <u>not output even if the readout</u> becomes "0" when CI/CE is at the "H" level, thus maintaining the "H" level.

Synchronous cascade operation can be carried out by using CI/CE input and CO/ZD output.

The contents of count jump to maximum count (99) if clock is given when the readout is "0". Therefore, operation of 100-frequency division is carried out when clock input alone is given without various kinds of preset operation.

#### PRESET AND RESET OPERATION

When Clear (CLEAR) input is set to the "L" level, the readout is set to the maximum count independently of other inputs. When Asynchronous Preset Enable (APE) input is set to the "L" level, readouts given on J0 to J7 can be asynchronously preset to the counter independently of inputs other than CLEAR input. When Synchronous Preset Enable (SPE) is set to the "L" level the readouts given on J0 to J7 can be preset to counter synchronously with the rise of clock. As to these operation mode, refer to the truth table.




			INPUIS			001901
CLEAR	APE	SPE	J	TE	CLOCK	Qn + 1
L	Х	Х	Х	Х	Х	L
Н	L	Х	L	Х	Х	L
Н	L	Х	Н	Х	Х	Н
Н	Н	L	L	Х		L
Н	Н	L	Н	Х		Н
Н	Н	L	Х	Х	1	Qn
Н	Н	Н	Х	L	1	Qn
Н	Н	Н	Х	Н	Х	Qn


**A7** 

#### **TYPICAL APPLICATIONS**


#### **PROGRAMMABLE DIVIDE-BY-N COUNTER**




#### PARALLEL CARRY CASCADING



#### **PROGRAMMABLE TIMER**




#### **TEST CIRCUIT**




 $C_L$  = 50pF or equivalent (includes jig and probe capacitance) R<sub>T</sub> = Z<sub>OUT</sub> of pulse generator (typically 50 $\Omega$ )

57


#### WAVEFORM 1 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)




**WAVEFORM 2 :PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME** (f=1MHz; 50% duty cycle)




**WAVEFORM 3 :PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME** (f=1MHz; 50% duty cycle)






#### WAVEFORM 4 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)

WAVEFORM 5 : MINIMUM SETUP TIME (f=1MHz; 50% duty cycle)





**\_\_\_** 




#### WAVEFORM 6 : MINIMUM SETUP TIME (f=1MHz; 50% duty cycle)

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	





SO-16 MECHANICAL DATA							
DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			1.75			0.068	
a1	0.1		0.2	0.003		0.007	
a2			1.65			0.064	
b	0.35		0.46	0.013		0.018	
b1	0.19		0.25	0.007		0.010	
С		0.5			0.019		
c1	45° (typ.)						
D	9.8		10	0.385		0.393	
Е	5.8		6.2	0.228		0.244	
е		1.27			0.050		
e3		8.89			0.350		
F	3.8		4.0	0.149		0.157	
G	4.6		5.3	0.181		0.208	
L	0.5		1.27	0.019		0.050	
М			0.62			0.024	
S	8° (max.)						





#### 46


14/16

DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			1.2			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.8	1	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.0089
D	4.9	5	5.1	0.193	0.197	0.201
E	6.2	6.4	6.6	0.244	0.252	0.260
E1	4.3	4.4	4.48	0.169	0.173	0.176
е		0.65 BSC			0.0256 BSC	
К	0°		8°	0°		8°
L	0.45	0.60	0.75	0.018	0.024	0.030









0080338D

15/16



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

16/16