

IRF740S

N - CHANNEL 400V - 0.48 Ω - 10 A - D²PAK PowerMESHTM MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
IRF740S	400 V	< 0.55 Ω	10 A


- TYPICAL $R_{DS(on)} = 0.48 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED
- FOR THROUGH-HOLE VERSION CONTACT SALES OFFICE


DESCRIPTION

This power MOSFET is designed using the company's consolidated strip layout-based MESH OVERLAYTM process. This technology matches and improves the performances compared with standard parts from various sources.

APPLICATIONS

- HIGH CURRENT SWITCHING
- UNINTERRUPTIBLE POWER SUPPLY (UPS)
- DC/DC COVERTERS FOR TELECOM, INDUSTRIAL. AND LIGHTING EQUIPMENT.





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V _{GS} = 0)	400	V
V_{DGR}	Drain- gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	400	V
V_{GS}	Gate-source Voltage	± 20	V
I_D	Drain Current (continuous) at T _c = 25 °C	10	А
I _D	Drain Current (continuous) at T _c = 100 °C	6.3	Α
I _{DM} (•)	Drain Current (pulsed)	40	Α
P _{tot}	Total Dissipation at T _c = 25 °C	125	W
	Derating Factor	1.0	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.0	V/ns
T_{stg}	Storage Temperature	-65 to 150	°C
T _j	Max. Operating Junction Temperature	150	°C

^(•) Pulse width limited by safe operating area

(1) $I_{SD} \le 10 \text{ A}$, $di/dt \le 120 \text{ A}/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $Tj \le T_{JMAX}$

August 1998 1/8

THERMAL DATA

R _{thj-case}	Thermal Resistance Junction-case	Max	1.0	°C/W
Rthj-amb	Thermal Resistance Junction-ambient	Max	62.5	oC/W
R _{thc-sink}	Thermal Resistance Case-sink	Тур	0.5	°C/W
T_I	Maximum Lead Temperature For Soldering	Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	10	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	520	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ $^{\circ}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	400			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125 ^{\circ}C$			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{GS} = 10V I_{D} = 5.3 A$		0.48	0.55	Ω
I _{D(on)}	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	10			Α

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 6 A$	5.8			Ø
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V f = 1 MHz V _{GS} = 0		1400 220 27		pF pF pF

2/8

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Time Rise Time	$V_{DD} = 200 \text{ V}$ $I_D = 5 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 1)		17 10		ns ns
$egin{array}{c} Q_g \ Q_{gs} \ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 320 \text{ V}$ $I_{D} = 10.7 \text{ A}$ $V_{GS} = 10 \text{ V}$		35 11 12	43	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r(Voff)}	Off-voltage Rise Time	V _{DD} = 320 V I _D = 10 A		10		ns
t _f	Fall Time	$R_G = 4.7 \Omega V_{GS} = 10 V$		10		ns
tc	Cross-over Time	(see test circuit, figure 3)		17		ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				10 40	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 10 A V _{GS} = 0			1.6	V
t _{rr}	Reverse Recovery Time	I _{SD} =10 A di/dt = 100 A/μs V _{DD} = 100 V T _i = 150 °C		370		ns
Q_{rr}	Reverse Recovery Charge	(see test circuit, figure 3)		3.2		μC
I_{RRM}	Reverse Recovery Current			17		Α


^(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %

(•) Pulse width limited by safe operating area


Safe Operating Area




Thermal Impedance



Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage


4/8




Transfer Characteristics




Static Drain-source On Resistance




Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 1: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/8

TO-263 (D²PAK) MECHANICAL DATA

DIM.		mm				
Dim.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.3		4.6	0.169		0.181
A1	2.49		2.69	0.098		0.106
В	0.7		0.93	0.027		0.036
B2	1.25		1.4	0.049		0.055
С	0.45		0.6	0.017		0.023
C2	1.21		1.36	0.047		0.053
D	8.95		9.35	0.352		0.368
E	10		10.28	0.393		0.404
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

8/8