

## STD55NH02L

## N-CHANNEL 24V - 0.008 Ω - 55A DPAK/IPAK ULTRA LOW GATE CHARGE STripFET™ POWER MOSFET

#### **TARGET DATA**

TYPE	V <sub>DSS</sub> R <sub>DS(on)</sub>		I <sub>D</sub>
STD55NH02L	24 V	< 0.010 Ω	55 A


- TYPICAL  $R_{DS}(on) = 0.008 \Omega$  @ 10 V
- TYPICAL R<sub>DS</sub>(on) = 0.011  $\Omega$  @ 4.5 V
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252)
   POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")




The STD55NH02L is based on the latest generation of ST's proprietary STripFET™ technology. An innovative layout enables the device to also exhibit extremely low gate charge for the most demanding requirements as high-side switch in high-frequency DC-DC converters. It's therefore ideal for high-density converters in Telecom and Computer applications.

#### **APPLICATIONS**

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



#### **INTERNAL SCHEMATIC DIAGRAM**



#### **Ordering Information**

<u> </u>			
SALES TYPE	MARKING	PACKAGE	PACKAGING
STD55NH02LT4	D55NH02L	TO-252	TAPE & REEL
STD55NH02L-1	D55NH02L	TO-251	TUBE

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>spike</sub> (1)	Drain-source Voltage Rating	30	V
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	24	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	24	V
V <sub>GS</sub>	Gate- source Voltage	± 18	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	55	А
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	39	А
I <sub>DM</sub> (2)	Drain Current (pulsed)	220	А
P <sub>tot</sub>	Total Dissipation at T <sub>C</sub> = 25°C	60	W
	Derating Factor	0.4	W/°C
E <sub>AS</sub> (3)	Single Pulse Avalanche Energy	TBD	mJ
T <sub>stg</sub>	Storage Temperature	-55 to 175	°C
Tj	Operating Junction Temperature	-55 to 175	

April 2003 1/10

#### THERMAL DATA

## **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \mu\text{A},  V_{GS} = 0$	24			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_C = 125^{\circ}C$			1 10	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 18V			±100	nA

#### ON (4)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	1			V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 27.5 A I <sub>D</sub> = 27.5 A		0.008 0.011	0.010 0.014	Ω Ω

#### **DYNAMIC**

Symbol	Parameter Test Conditions		Min.	Тур.	Max.	Unit
gfs (4)	Forward Transconductance	$V_{DS} = 20 \text{ V}$ $I_{D} = 27.5 \text{ A}$		TBD		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	Dutput Capacitance Leverse Transfer		860 450 56		pF pF pF
R <sub>G</sub>	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.5		Ω

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$\begin{split} V_{DD} &= 10 \text{ V} & I_D = 27.5 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{split}$		TBD TBD		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$0.44V \le V_{DD} \le 10V$ , $I_{D} = 55 \text{ A}$ $V_{GS} = 4.5 \text{ V}$		9 TBD TBD	12	nC nC nC
Q <sub>oss</sub> (5)	Output Charge	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 V		TBD		nC

#### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub>	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 10 \text{ V} & I_D = 27.5 \text{ A} \\ R_G = 4.7\Omega, & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		TBD TBD		ns ns

#### **SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(2)</sup>	Source-drain Current Source-drain Current (pulsed)				55 220	A A
V <sub>SD</sub> (4)	Forward On Voltage	I <sub>SD</sub> = 27.5 A V <sub>GS</sub> = 0			1.3	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 55 \text{ A}$ di/dt = 100A/ $\mu$ s $V_{DD} = 20 \text{ V}$ $T_j = 150^{\circ}\text{C}$ (see test circuit, Figure 5)		TBD TBD TBD		ns nC A

<sup>(1)</sup> Garanted when external Rg=4.7  $\Omega$  and  $t_f < t_{fmax}$ . (2) Pulse width limited by safe operating area (3) Starting  $T_j = 25$  °C,  $I_D = 25$ A,  $V_{DD} = 15$ V

.

<sup>(4)</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %. (5)  $Q_{oss} = C_{oss}^* \Delta V_{in}$ ,  $C_{oss} = C_{gd} + C_{ds}$ . See Appendix A

Fig. 1: Unclamped Inductive Load Test Circuit





Fig. 3: Switching Times Test Circuits For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




## TO-251 (IPAK) MECHANICAL DATA

DIM.		mm				
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
В	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
В3			0.85			0.033
B5		0.3			0.012	
В6			0.95			0.037
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039



## **TO-252 (DPAK) MECHANICAL DATA**


DIM.		mm inch				
Divi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039




#### **DPAK FOOTPRINT**

## 6.7 3.0 \_1.6 2.3 6.7 2.3 1.6 All dimensions are in millimeters

### **TUBE SHIPMENT (no suffix)\***



### TAPE AND REEL SHIPMENT (suffix "T4")\*





#### REEL MECHANICAL DATA

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
Α		330		12.992
В	1.5		0.059	
С	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	16.4	18.4	0.645	0.724
N	50		1.968	
Т		22.4		0.881


TAPE	MECHANICAL	DATA

	mm inch			
DIM.	111111			
	MIN.	MAX.	MIN.	MAX.
A0	6.8	7	0.267	0.275
B0	10.4	10.6	0.409	0.417
B1		12.1		0.476
D	1.5	1.6	0.059	0.063
D1	1.5		0.059	
E	1.65	1.85	0.065	0.073
F	7.4	7.6	0.291	0.299
K0	2.55	2.75	0.100	0.108
P0	3.9	4.1	0.153	0.161
P1	7.9	8.1	0.311	0.319
P2	1.9	2.1	0.075	0.082
R	40		1.574	
W	15.7	16.3	0.618	0.641





# **APPENDIX A Buck Converter: Power Losses Estimation**



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is converted to allow for a safer working junction temperature.

The low side (SW2) device requires:

- $\bullet \qquad \text{Very low } R_{DS(on)} \text{ to reduce conduction losses} \\$
- ullet Small  $Q_{gls}$  to reduce the gate charge losses
- Small Coss to reduce losses due to output capacitance
- Small Q<sub>rr</sub> to reduce losses on SW<sub>1</sub> during its turn-on
- The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- $\bullet$  Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Q<sub>g</sub> to have a faster commutation and to reduce gate charge losses
- $\bullet \qquad \text{Low } R_{DS(on)} \text{ to reduce the conduction losses}.$

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduct	ion	$R_{DS(on)SW1} * I_L^2 * d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitchin	g	$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
$P_{\text{diode}}$	Recovery	Not Applicable	<sup>1</sup> V <sub>in</sub> *Q <sub>rr(SW2)</sub> * f
	Conduction	Not Applicable	$V_{\text{f(SW2)}} * I_{\text{L}} * t_{\text{deadtime}} * f$
Pgate(QG	)	$Q_{g(SW1)} * V_{gg} * f$	$Q_{gls(SW2)}*V_{gg}*f$
P <sub>Qoss</sub>		$\frac{V_{in} *Q_{oss(SW1)} *f}{2}$	$\frac{V_{\text{in}} * Q_{\text{oss(SW2)}} * f}{2}$

Parameter	Meaning
d	Duty-cycle
Qgsth	Post threshold gate charge
$Q_{ m gls}$	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
P <sub>Qoss</sub>	Output capacitance losses

<sup>&</sup>lt;sup>1</sup> Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2003 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

4