

# **Dual 256-Position SPI Digital Potentiometer**

# **Preliminary Technical Data**

AD5162

#### **FEATURES**

2-Channel, 256-position End-to-end resistance 2.5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$  Compact MSOP-10 (3 mm  $\times$  4.9 mm) Package SPI compatible interface Power-on preset to midscale Single supply 2.7 V to 5.5 V Low temperature coefficient 35 ppm/°C Low power,  $I_{DD} = 5 \mu A$  Wide operating temperature -40°C to +125°C Evaluation board available

### **APPLICATIONS**

Mechanical potentiometer replacement in new designs
Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
RF amplifier biasing
Automotive electronics adjustment
Gain control and offset adjustment

#### **GENERAL OVERVIEW**

The AD5162 provides a compact 3x4.9mm packaged solution for dual 256 position adjustment applications. Channel one is a three terminal potentiometer whereas channel two is a two terminal channel to be used in rheostat mode. This device performs the same electronic adjustment function as a mechanical potentiometer or a variable resistor. Available in four different end-to-end resistance values (2.5k, 10k, 50k, 100k) these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments. The wiper settings are controllable through the SPI compatible digital interface.

The resistance between the wiper and either end point of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC latch<sup>1</sup>.

Operating from a 2.7 to 5.5 volt power supply and consuming less than  $5\mu A$  allows for usage in portable battery operated applications.

All parts are guaranteed to operate over the extended temperature range of -40°C to +125°C.

#### Rev. PrE5/12/03

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

### **PIN CONFIGURATION**

1	B1	W1	10
2	A1	B2	9
3	W2	$\overline{\text{CS}}$	8
4	GND	SDI	7
5	$V_{DD}$	CLK	6

Figure 2.

Note

The terms digital potentiometer, VR, and RDAC are used interchangeably.

## AD5162

# **Preliminary Technical Data**

### **TABLE OF CONTENTS**

Electrical Characteristics—2.5 k $\Omega$ Version	. 3
Electrical Characteristics— $10~{\rm k}\Omega$ , $50~{\rm k}\Omega$ , $100~{\rm k}\Omega$ Versions	. 4
Timing Characteristics—2.5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Version	
Absolute Maximum Ratings <sup>1</sup>	. 5
Typical Performance Characteristics	. 6
Test Circuits	. 7
SPI Interface	. 8
Operation	. 9
Programming the Variable Resistor	. 9
Programming the Potentiometer Divider	10
SPI Compatible 3-Wire Serial Rus	10

Terminal Voltage Operating Range	10
Power-Up Sequence	10
Layout and Power Supply Bypassing	11
Pin Configuration and Function Descriptions	12
Pin Configuration	12
Pin Function Descriptions	12
Outline Dimensions	13
Ordering Guide	13
ESD Caution	13

### **REVISION HISTORY**

Revision 0: Initial Version

## **ELECTRICAL CHARACTERISTICS—2.5 kΩ VERSION**

 $(V_{DD} = 5~V~\pm~10\%, or~3~V~\pm~10\%; V_{A} = +V_{DD}; V_{B} = 0~V; -40^{\circ}C < T_{A} < +125^{\circ}C; unless~otherwise~noted.)$ 

Table 1.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = no connect$	-1.8	±0.2	+1.8	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A = no connect$	-5	±0.75	+5	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\Delta R_{AB}$	T <sub>A</sub> = 25°C	-30		+30	%
Resistance Temperature Coefficient	$\Delta R_{AB}/\Delta T$	$V_{AB} = V_{DD}$ , Wiper = no connect		45		ppm/°C
Wiper Resistance	R <sub>W</sub>			50	120	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER M	ODE (Specif	ications apply to all VRs)				
Resolution	N				8	Bits
Differential Nonlinearity⁴	DNL		-1.5	±0.1	+1.5	LSB
Integral Nonlinearity <sup>4</sup>	INL		-1.5	±0.6	+1.5	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 0x80		15		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = 0xFF	-6	-2.5	0	LSB
Zero-Scale Error	$V_{\text{WZSE}}$	Code = 0x00	0	+2	+6	LSB
RESISTOR TERMINALS						
Voltage Range⁵	$V_{A,B,W}$		GND		$V_{DD}$	V
Capacitance <sup>6</sup> A, B	C <sub>A,B</sub>	f = 1 MHz, measured to GND, Code = 0x80		45		pF
Capacitance <sup>6</sup> W	Cw	f = 1 MHz, measured to GND, Code = 0x80		60		pF
Shutdown Supply Current <sup>7</sup>	I <sub>DD_SD</sub>	$V_{DD} = 5.5 \text{ V}$		0.01	1	μΑ
Common-Mode Leakage	I <sub>CM</sub>	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V <sub>IH</sub>		2.4			V
Input Logic Low	$V_{\text{IL}}$				0.8	V
Input Logic High	V <sub>IH</sub>	$V_{DD} = 3 V$	2.1			V
Input Logic Low	$V_{IL}$	$V_{DD} = 3 V$			0.6	V
Input Current	I <sub>IL</sub>	$V_{IN} = 0 V \text{ or } 5 V$			±1	μΑ
Input Capacitance <sup>6</sup>	C <sub>IL</sub>			5		pF
POWER SUPPLIES						
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	V
Supply Current	I <sub>DD</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		1	5	μΑ
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5 \text{ V} \pm 10\%,$ Code = Midscale		±0.02	±0.05	%/%
DYNAMIC CHARACTERISTICS <sup>6, 9</sup>						
Bandwidth –3dB	BW_2.5K	$R_{AB} = 2.5 \text{ k}\Omega$ , Code = 0x80		2.4		MHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V}, f = 1 \text{ kHz}$		0.05		%
V <sub>w</sub> Settling Time	ts	$V_A$ = 5 V, $V_B$ = 0 V, $\pm 1$ LSB error band		1		μs
Resistor Noise Voltage Density	e <sub>N_WB</sub>	$R_{WB} = 2.5 \text{ k}\Omega, RS = 0$		6		nV/√Hz

# ELECTRICAL CHARACTERISTICS—10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ Versions

 $(V_{DD} = 5~V~\pm~10\%, or~3~V~\pm~10\%; V_{A} = V_{DD}; V_{B} = 0~V; -40^{\circ}C < T_{A} < +125^{\circ}C; unless~otherwise~noted.)$ 

Table 2.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A = no connect$	-1	±0.25	+1	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A = no connect$	-2	±0.5	+2	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\Delta R_{AB}$	T <sub>A</sub> = 25°C	-30		+30	%
Resistance Temperature Coefficient	$\Delta R_{AB}/\Delta T$	$V_{AB} = V_{DD}$ , Wiper = no connect		45		ppm/°C
Wiper Resistance	Rw	$V_{DD} = 5 V$		50	120	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDE	R MODE (Specif	ications apply to all VRs)				
Resolution	N	1			8	Bits
Differential Nonlinearity <sup>4</sup>	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity <sup>4</sup>	INL		-1	±0.3	+1	LSB
Voltage Divider Temperature Coefficient	ΔV <sub>W</sub> /ΔΤ	Code = 0x80		15		ppm/°C
Full-Scale Error	V <sub>WFSE</sub>	Code = 0xFF	-3	-1	0	LSB
Zero-Scale Error	V <sub>wzse</sub>	Code = 0x00	0	1	3	LSB
RESISTOR TERMINALS						
Voltage Range⁵	$V_{A,B,W}$		GND		$V_{DD}$	V
Capacitance <sup>6</sup> A, B	C <sub>A,B</sub>	f = 1 MHz, measured to GND, Code = 0x80		45		pF
Capacitance <sup>6</sup> W	Cw	f = 1 MHz, measured to GND, Code = 0x80		60		рF
Shutdown Supply Current <sup>7</sup>	I <sub>DD SD</sub>	$V_{DD} = 5.5 \text{ V}$		0.01	1	μΑ
Common-Mode Leakage	I <sub>CM</sub>	$V_A = V_B = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS	Te.m	1, 15 155, 2				
Input Logic High	V <sub>IH</sub>		2.4			V
Input Logic Low	V <sub>IL</sub>				0.8	V
Input Logic High	VIH	$V_{DD} = 3 V$	2.1			V
Input Logic Low	V <sub>IL</sub>	$V_{DD} = 3 V$			0.6	V
Input Current	l <sub>IL</sub>	$V_{IN} = 0 \text{ V or } 5 \text{ V}$			±1	μΑ
Input Capacitance <sup>6</sup>	C <sub>IL</sub>	1111		5		pF
POWER SUPPLIES	- CIL					ρ.
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	V
Supply Current	I <sub>DD</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$	2.7	1	5	μA
Power Dissipation <sup>8</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V},$ $V_{DD} = 5 \text{ V}$			0.2	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5 \text{ V} \pm 10\%,$ Code = Midscale		±0.02	±0.05	%/%
DYNAMIC CHARACTERISTICS <sup>6, 9</sup>		1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1	1	<u> </u>	<u> </u>
Bandwidth –3dB	BW	$R_{AB} = 10 \text{ k}\Omega/50 \text{ k}\Omega/100 \text{ k}\Omega,$ Code = 0x80		600/100/40		kHz
Total Harmonic Distortion	THD <sub>w</sub>	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V},$ $f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.05		%
$V_W$ Settling Time (10 $k\Omega/50~k\Omega/100~k\Omega)$	ts	$V_A = 5 \text{ V}, V_B = 0 \text{ V},$ $\pm 1 \text{ LSB error band}$		2		μs
Resistor Noise Voltage Density	e <sub>N_WB</sub>	$R_{WB} = 5 k\Omega, RS = 0$		9		nV/√Hz

### TIMING CHARACTERISTICS—2.5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ VERSIONS

 $(V_{DD} = +5V \pm 10\%, \text{ or } +3V \pm 10\%; V_A = V_{DD}; V_B = 0 \text{ V}; -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}; \text{ unless otherwise noted.})$ 

#### Table 3.

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Unit
SPI INTERFACE TIMING CHARACTERIST	TICS <sup>6, 10</sup> (Spec	ifications Apply to All Parts)				
Clock Frequency	f <sub>CLK</sub>				25	MHz
Input Clock Pulsewidth	t <sub>CH</sub> , t <sub>CL</sub>	Clock level high or low	20			ns
Data Setup Time	t <sub>DS</sub>		5			ns
Data Hold Time	t <sub>DH</sub>		5			ns
CS Setup Time	t <sub>CSS</sub>		15			ns
CS High Pulsewidth	t <sub>CSW</sub>		40			ns
CLK Fall to CS Fall Hold Time	t <sub>CSH0</sub>		0			ns
CLK Fall to $\overline{CS}$ Rise Hold Time	t <sub>CSH1</sub>		0			ns
CS Rise to Clock Rise Setup	t <sub>CS1</sub>		10			ns

#### NOTES

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = +25$ °C, unless otherwise noted.)

### Table 4.

14010 1.	
Parameter	Value
V <sub>DD</sub> to GND	-0.3 V to +7 V
V <sub>A</sub> , V <sub>B</sub> , V <sub>W</sub> to GND	V <sub>DD</sub>
I <sub>MAX</sub> <sup>1</sup>	±20 mA
Digital Inputs and Output Voltage to GND	0 V to +7 V
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Thermal Resistance <sup>2</sup> θ <sub>JA</sub> : MSOP-10	230°C/W
110==0	

NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $<sup>^{1}</sup>$  Typical specifications represent average readings at +25°C and  $V_{DD} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $<sup>^{3}</sup>$   $V_{AB} = V_{DD}$ , Wiper  $(V_{W}) = no$  connect.

 $<sup>^4</sup>$  INL and DNL are measured at  $V_W$  with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter.  $VA = V_{DD}$  and  $V_B = 0$  V.

DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>&</sup>lt;sup>5</sup> Resistor terminals A, B, W have no limitations on polarity with respect to each other.

<sup>&</sup>lt;sup>6</sup> Guaranteed by design and not subject to production test.

<sup>&</sup>lt;sup>7</sup> Measured at the A terminal. The A terminal is open circuited in shutdown mode.

 $<sup>^8</sup>$  P<sub>DISS</sub> is calculated from ( $I_{DD} \times V_{DD}$ ). CMOS logic level inputs result in minimum power dissipation.

 $<sup>^{9}</sup>$  All dynamic characteristics use  $V_{DD} = 5$  V.

<sup>&</sup>lt;sup>10</sup> See timing diagram for location of measured values. All input control voltages are specified with t<sub>R</sub> = t<sub>F</sub> = 2 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

<sup>&</sup>lt;sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

<sup>&</sup>lt;sup>2</sup> Package power dissipation =  $(T_{JMAX} - T_A)/\theta_{JA}$ .

AD5162

# **Preliminary Technical Data**

## TYPICAL PERFORMANCE CHARACTERISTICS

### **TEST CIRCUITS**

Figure 3 to Figure 11 illustrate the test circuits that define the test conditions used in the product specification tables.




Figure 3. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 4. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 5. Test Circuit for Wiper Resistance




Figure 6. Test Circuit for Power Supply Sensitivity (PSS, PSSR)




Figure 7. Test Circuit for Inverting Gain




Figure 8. Test Circuit for Noninverting Gain




Figure 9. Test Circuit for Gain vs. Frequency




Figure 10. Test Circuit for Incremental ON Resistance




Figure 11. Test Circuit for Common-Mode Leakage current

### **SPI INTERFACE**

Table 5. AD5160 Serial Data-Word Format

B8	B7	B6	B5	B4	В3	B2	B1	ВО
A0	D7	D6	D5	D4	D3	D2	D1	D0
MSB								LSB
28	2 <sup>7</sup>							2 <sup>0</sup>




Figure 12. AD5162 SPI Interface Timing Diagram ( $V_A = 5 V$ ,  $V_B = 0 V$ ,  $V_W = V_{OUT}$ )




Figure 13. SPI Interface Detailed Timing Diagram ( $V_A = 5 \text{ V}, V_B = 0 \text{ V}, V_W = V_{OUT}$ )

### **OPERATION**

The AD5162 is a dual channel, 256-position digitally controlled variable resistor (VR) device.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

# PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available in 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$ . The final two or three digits of the part number determine the nominal resistance value, e.g.,  $10 \text{ k}\Omega = 10$ ;  $50 \text{ k}\Omega = 50$ . The nominal resistance (R<sub>AB</sub>) of the VR has 256 contact points accessed by the wiper terminal, plus the B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assume a 10 k $\Omega$  part is used, the wiper's first connection starts at the B terminal for data 0x00. Since there is a 60  $\Omega$  wiper contact resistance, such connection yields a minimum of 60  $\Omega$  resistance between terminals W and B. The second connection is the first tap point, which corresponds to 99  $\Omega$  (R<sub>WB</sub> = R<sub>AB</sub>/256 + R<sub>W</sub> = 39  $\Omega$  + 60  $\Omega$ ) for data 0x01. The third connection is the next tap point, representing 177  $\Omega$  $(2 \times 39 \Omega + 60 \Omega)$  for data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 9961  $\Omega$  (R<sub>AB</sub> – 1 LSB + R<sub>W</sub>). Figure 14 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed; therefore, there is 1 LSB less of the nominal resistance at full scale in addition to the wiper resistance.




Figure 14. AD5162 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$R_{WB}(D) = \frac{D}{256} \times R_{AB} + R_W \tag{1}$$

where D is the decimal equivalent of the binary code loaded in the 8-bit RDAC register,  $R_{AB}$  is the end-to-end resistance, and  $R_W$  is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if  $R_{AB}$  =  $10~k\Omega$  and the A terminal is open circuited, the following output resistance  $R_{WB}$  will be set for the indicated RDAC latch codes.

Table 6. Codes and Corresponding R<sub>WB</sub> Resistance

D (Dec.)	R <sub>WB</sub> (Ω)	Output State
255	9,961	Full Scale (R <sub>AB</sub> – 1 LSB + R <sub>W</sub> )
128	5,060	Midscale
1	99	1 LSB
0	60	Zero Scale (Wiper Contact Resistance)

Note that in the zero-scale condition a finite wiper resistance of  $60 \Omega$  is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance  $R_{WA}$ . When these terminals are used, the B terminal can be opened. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{256 - D}{256} \times R_{AB} + R_W \tag{2}$$

For  $R_{AB}$  = 10 k $\Omega$  and the B terminal open circuited, the following output resistance  $R_{WA}$  will be set for the indicated RDAC latch codes.

Table 7. Codes and Corresponding RwA Resistance

D (Dec.)	R <sub>WA</sub> (Ω)	Output State
255	99	Full Scale
128	5,060	Midscale
1	9,961	1 LSB
0	10,060	Zero Scale

Typical device to device matching is process lot dependent and may vary by up to  $\pm 30\%$ . Since the resistance element is processed in thin film technology, the change in  $R_{AB}$  with temperature has a very low 45 ppm/°C temperature coefficient.

# PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A-to-B. Unlike the polarity of  $V_{\rm DD}$  to GND, which must be positive, voltage across A-B, W-A, and W-B can be at either polarity.

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to-B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at  $V_{\rm W}$  with respect to ground for any valid input voltage applied to terminals A and B is

$$V_W(D) = \frac{D}{256} V_A + \frac{256 - D}{256} V_B \tag{3}$$

For a more accurate calculation, which includes the effect of wiper resistance, V<sub>w</sub>, can be found as

$$V_W(D) = \frac{R_{WB}(D)}{256} V_A + \frac{R_{WA}(D)}{256} V_B$$
 (4)

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors  $R_{WA}$  and  $R_{WB}$  and not the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

#### SPI COMPATIBLE 3-WIRE SERIAL BUS

The AD5162 contains a 3-wire SPI compatible digital interface (SDI,  $\overline{\text{CS}}$ , and CLK). The 9-bit serial word must be loaded MSB first. The format of the word is shown in Table 5.

The positive-edge sensitive CLK input requires clean transitions to avoid clocking incorrect data into the serial input register. Standard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. When  $\overline{\text{CS}}$  is low, the clock loads data into the serial register on each positive clock edge (see Figure 12).

The data setup and data hold times in the specification table determine the valid timing requirements. The AD5162 uses an 9-bit serial input data register word that is transferred to the internal RDAC register when the  $\overline{\text{CS}}$  line returns to logic high. Extra MSB bits are ignored.

#### **ESD PROTECTION**

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 15 and Figure 16. This applies to the digital input pins SDI, CLK, and  $\overline{\text{CS}}$ .



Figure 15. ESD Protection of Digital Pins




Figure 16. ESD Protection of Resistor Terminals

### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5162  $V_{\rm DD}$  and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals A, B, and W that exceed  $V_{\rm DD}$  or GND will be clamped by the internal forward biased diodes (see Figure 17).




Figure 17. Maximum Terminal Voltages Set by VDD and Vss

### **POWER-UP SEQUENCE**

Since the ESD protection diodes limit the voltage compliance at terminals A, B, and W (see Figure 17), it is important to power  $V_{\rm DD}/G{\rm ND}$  before applying any voltage to terminals A, B, and W; otherwise, the diode will be forward biased such that  $V_{\rm DD}$  will be powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order:  $G{\rm ND}, V_{\rm DD}$ , digital inputs, and then  $V_{A/B/W}$ . The relative order of powering  $V_A, V_B, V_W$ , and the digital inputs is not important as long as they are powered after  $V_{\rm DD}/G{\rm ND}$ .

### LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disc or chip ceramic capacitors of 0.01  $\mu F$  to 0.1  $\mu F$ . Low ESR 1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 18). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.




Figure 18. Power Supply Bypassing

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

### **PIN CONFIGURATION**

1	B1	W1	10
2	A1	B2	9
3	W2	$\overline{\text{CS}}$	8
4	GND	SDI	7
5	$V_{DD}$	CLK	6

Figure 19.

### **PIN FUNCTION DESCRIPTIONS**

Table 8.

1 401	• • •	
Pin	Name	Description
1	B1	B1 Terminal.
2	A1	A1 Terminal.
3	W2	W2 Terminal.
4	GND	Digital Ground.
5	VDD	Positive Power Supply.
6	CLK	Serial Clock Input. Positive edge triggered.
7	SDI	Serial Data Input.
8	CS	Chip Select Input, Active Low. When CS returns high, data will be loaded into the DAC register.
9	B2	B2 Terminal.
10	W1	W1 Terminal.

### **OUTLINE DIMENSIONS**




Figure 20. 10-Lead Mini Small Outline Package [MSOP] (RM-10) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	R <sub>AB</sub> (Ω)	Temperature	Package Description	Package Option	Branding
AD5162BRM2.5-R2	2.5k	-40°C to +125°C	MSOP-10	RM-10	D0Q
AD5162BRM2.5-RL7	2.5k	-40°C to +125°C	MSOP-10	RM-10	D0Q
AD5162BRM10-R2	10k	-40°C to +125°C	MSOP-10	RM-10	D0R
AD5162BRM10-RL7	10k	-40°C to +125°C	MSOP-10	RM-10	D0R
AD5162BRM50-R2	50k	-40°C to +125°C	MSOP-10	RM-10	DOS
AD5162BRM50-RL7	50k	-40°C to +125°C	MSOP-10	RM-10	DOS
AD5162BRM100-R2	100k	-40°C to +125°C	MSOP-10	RM-10	D0T
AD5162BRM100-RL7	100k	-40°C to +125°C	MSOP-10	RM-10	D0T
AD5162EVAL	See Note 1		Evaluation Board		

 $<sup>^{1}</sup>$ The evaluation board is shipped with the 10 k $\Omega$  R<sub>AB</sub> resistor option; however, the board is compatible with all available resistor value options.

The AD5162 contains 2532 transistors. Die size:  $30.7 \text{ mil} \times 76.8 \text{ mil} = 2,358 \text{ sq. mil.}$ 

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



