12-Bit Ultrahigh Speed Multiplying D/A Converter

## AD668

FEATURES<br>Ultrahigh Speed: Current Settling to 1 LSB in 90 ns for a Full-Scale Change in Digital Input. Voltage Settling to $\mathbf{1}$ LSB in $\mathbf{1 2 0}$ ns for a Full-Scale Change in Analog Input<br>15 MHz Reference Bandwidth<br>Monotonicity Guaranteed over Temperature<br>$\mathbf{1 0 . 2 4}$ mA Current Output or $\mathbf{1 . 0 2 4}$ V Voltage Output Integral and Differential Linearity Guaranteed over Temperature<br>0.3" "Skinny DIP" Packaging<br>MIL-STD-883 Compliant Versions Available

## PRODUCT DESCRIPTION

The AD 668 is an ultrahigh speed, 12-bit, multiplying digital-toanalog converter, providing outstanding accuracy and speed performance in responding to both analog and digital inputs. The AD 668 provides a level of performance and functionality in a monolithic device that exceeds that of many contemporary hybrid devices. The part is fabricated using Analog D evices' Complementary Bipolar (CB) Process, which features vertical NPN and PN P devices on the same chip without the use of dielectric isolation. The AD 668's design capitalizes on this proprietary process in combination with standard low impedance circuit techniques to provide its unique combination of speed and accuracy in a monolithic part.
The wideband reference input is buffered by a high gain, closed loop reference amplifier. The reference input is essentially a 1 V , high impedance input, but trimmed resistive dividers are provided to readily accommodate 5 V and 1.25 V references. The reference amplifier features an effective small signal bandwidth of 15 M Hz and an effective slew rate of $3 \%$ of full scale/ns.
M ultiple matched current sources and thin film ladder techniques are combined to produce bit weighting. The output range can nominally be taken as a 10.24 mA current output or a 1.024 V voltage output. Varying the analog input can provide modulation of the DAC full scale from $10 \%$ to $120 \%$ of its nominal value. Bipolar outputs can be realized through pin-strapping to provide two-quadrant operation without additional external circuitry.
L aser wafer trimming insures full 12-bit linearity and excellent gain accuracy. All grades of the AD 668 are guaranteed monotonic over their full operating temperature range. Furthermore, the output resistance of the DAC is trimmed to $100 \Omega \pm 1.0 \%$.

REV. A

[^0]
## FUNCTIONAL BLOCK DIAGRAM



The AD 668 is available in four performance grades. T he $A D 668 J Q$ and $K Q$ are specified for operation from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, the AD 668AQ is specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, and the AD 668SQ specified for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. All grades are available in a 24 -pin cerdip ( $0.3^{\prime \prime}$ package.

## PRODUCT HIGHLIGHTS

1. The fast settling time of the AD 668 provides suitable performance for waveform generation, graphics display, and high speed A/D conversion applications.
2. The high bandwidth reference channel allows high frequency modulation between analog and digital inputs.
3. The AD 668's design is configured to allow wide variation of the analog input, from $10 \%$ to $120 \%$ of its nominal value.
4. The AD 668's combination of high performance and tremendous flexibility makes it an ideal building block for a variety of high speed, high accuracy instrumentation applications.
5. T he digital inputs are readily compatible with both TTL and 5 V CM OS logic families.
6. Skinny DIP (0.3") packaging minimizes board space requirements and eases layout considerations.
7. The AD 668 is available in versions compliant with M ILST D -883. Refer to the Analog D evices M ilitary Products D atabook or current AD 668/883B data sheet for detailed specifications.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## AD668- SPECIFICATONS

(@ $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-15 \mathrm{~V}$, unless otherwise noted)

| Parameter | AD668/A |  |  | AD668K |  |  | AD668S |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| RESOLUTION | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| LSB WEIGHT (At Nominal FSR) Current Voltage (Current into $\mathrm{R}_{\mathrm{L}}$ ) |  | $\begin{aligned} & 2.5 \\ & 250 \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~V} \end{aligned}$ |
| ACCURACY ${ }^{1}$ <br> Linearity <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> D ifferential Nonlinearity <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> M onotonicity <br> U nipolar Offset (Digital) <br> Bipolar Offset <br> Bipolar Zero <br> Analog Offset <br> G ain Error | $\begin{aligned} & -1 / 2 \\ & -3 / 4 \\ & -1 \\ & -1 \\ & \text { GUAI } \\ & -0.2 \\ & -1.0 \\ & -0.5 \\ & -1.0 \\ & -1.0 \end{aligned}$ | NTE | $\begin{aligned} & +1 / 2 \\ & +3 / 4 \\ & +1 \\ & +1 \\ & \text { D OVE } \\ & +0.2 \\ & +1.0 \\ & +0.5 \\ & +1.0 \\ & +1.0 \end{aligned}$ | $\begin{aligned} & -1 / 4 \\ & -1 / 2 \\ & -1 / 2 \\ & -1 / 2 \\ & \text { R RATI } \\ & \text { * } \\ & -0.6 \\ & -0.2 \\ & -0.7 \end{aligned}$ |  | $\begin{aligned} & +1 / 4 \\ & +1 / 2 \\ & +1 / 2 \\ & +1 / 2 \end{aligned}$ CIFIC $+0.6$ $+0.2$ $+0.7$ | $\begin{gathered} * \\ * \\ * \\ * \\ \text { *ION } \\ * \\ * \\ * \\ * \\ * \end{gathered}$ | EMP |  | LSB <br> LSB <br> LSB <br> LSB <br> E RANGE <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> $\%$ of $\mathrm{V}_{\mathrm{NOM}}{ }^{\circ} \mathrm{C}$ <br> \% of FSR |
| TEMPERATURE COEFFICIENTS² <br> U nipolar Offset <br> Bipolar Offset <br> Bipolar Zero <br> Analog Offset <br> G ain Drift <br> Gain Drift (I ${ }_{\text {Out }}$ ) | $\begin{aligned} & -8 \\ & -25 \\ & -20 \\ & -20 \\ & -30 \end{aligned}$ | $\pm 150$ | $\begin{aligned} & +8 \\ & +25 \\ & +20 \\ & +20 \\ & +30 \end{aligned}$ | $\begin{aligned} & -5 \\ & -15 \\ & -15 \\ & -10 \\ & -15 \end{aligned}$ | $\pm 150$ | $\begin{aligned} & +5 \\ & +15 \\ & +15 \\ & +10 \\ & +15 \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & -20 \\ & -40 \end{aligned}$ | $\pm 150$ | $\begin{aligned} & * \\ & * \\ & * \\ & +20 \\ & +40 \end{aligned}$ | ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR/ ${ }^{\circ} \mathrm{C}$ ppm of $\mathrm{V}_{\mathrm{NOM}} /{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| REFERENCEINPUT Input Resistance 5.0 V Range 1.25 V Range 1.0 V Range Reference Range ( $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {Max }}$ ) | 10 | $\begin{aligned} & 5 \\ & 5 \\ & 1 \\ & 100 \end{aligned}$ | 120 | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ | * | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{M} \Omega \\ & \% \text { of } \mathrm{V}_{\mathrm{NOM}} \end{aligned}$ |
| ```DATA INPUTS L ogic L evels (T Min to T max) VIH VLL Logic Currents (T TMIN to TMAX) I IH IIL V``` | $\begin{aligned} & 2.0 \\ & 0.0 \\ & -10 \\ & 0 \end{aligned}$ | 60 $1.4$ | $\begin{gathered} 7.0 \\ 0.8 \\ +10 \\ 100 \end{gathered}$ |  | * |  |  | $100$ | $\begin{aligned} & * \\ & * \\ & * \\ & \mathbf{2 0 0} \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ $-\mu \mathrm{A}$ V |
| CODING | BINARY, OFFSET BINARY |  |  |  |  |  |  |  |  |  |
| CURRENT OUTPUT RANGES | 0 to 10.24, $\pm 5.12$ |  |  |  |  |  |  |  |  | mA |
| VOLTAGE OUTPUT RANGES | 0 to 1.024, $\pm 0.512$ |  |  |  |  |  |  |  |  | V |
| OUTPUT COM PLIANCE | -2 |  | +1.2 | * |  | * | * |  | * | V |
| OUTPUT RESISTANCE Exclusive of $R_{L}$ Inclusive of $R_{L}$ | $\begin{array}{\|l} 160 \\ 99 \end{array}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 240 \\ & 101 \end{aligned}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| REFERENCE AMPLIFIER <br> Input Bias Current <br> Slew Rate <br> L arge Signal Bandwidth <br> Small Signal Bandwidth <br> U ndervoltage Recovery T ime <br> $V_{\text {REF }} N_{\text {NOM }}$ to $0 \%$ |  | $\begin{aligned} & 1.5 \\ & 3 \\ & 10 \\ & 15 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ |  | $\mu \mathrm{A}$ <br> \% of FS/ns <br> M Hz <br> MHz <br> ns |


| Parameter | AD668j/A |  |  | AD668K |  |  | AD668S |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| AC CHARACTERISTICS <br> A nalog Settling T ime (10\% to $120 \%$ Step) to $\pm 1 \%$ to $\pm 0.1 \%$ to $\pm 0.025 \%$ <br> Digital Settling Time C urrent to $\pm 1 \%$ to $\pm 0.025 \%$ <br> Voltage ( $100 \Omega$ Internal $\left.\mathrm{R}_{\mathrm{L}}\right)^{3}$ to $1 \%$ <br> to 0.1\% <br> to $0.025 \%$ <br> G litch Impulse ${ }^{4}$ <br> Peak Amplitude <br> T otal H armonic Distortion ${ }^{5}$ <br> M ultiplying F eedthrough Error ${ }^{6}$ |  | $\begin{aligned} & 60 \\ & 90 \\ & 120 \\ & \\ & 30 \\ & 90 \\ & \\ & 50 \\ & 75 \\ & 110 \\ & 350 \\ & 20 \\ & -75 \\ & -62 \end{aligned}$ |  |  | $\begin{gathered} * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ |  | ns to $1 \%$ of FSR <br> ns to $0.1 \%$ of FSR <br> ns to $0.025 \%$ of FSR <br> ns to $1 \%$ of FSR <br> ns to $0.025 \%$ of FSR <br> ns to $1 \%$ of FSR <br> ns to $0.1 \%$ of FSR <br> ns to $0.025 \%$ of FSR <br> pV-sec <br> \% of FSR <br> dB <br> dB |
| FULL-SCALE TRANSITION ${ }^{2}$ <br> 10\% to 90\% Rise Time 90\% to 10\% F all Time |  | $\begin{aligned} & 11 \\ & 11 \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| POWER REQUIREMENTS $\begin{aligned} & +10.8 \mathrm{~V} \text { to }+16.5 \mathrm{~V} \\ & -10.8 \mathrm{~V} \text { to }-16.5 \mathrm{~V} \end{aligned}$ <br> Power D issipation PSRR ${ }^{7}$ |  | $\begin{aligned} & 27 \\ & 7 \\ & 510 \end{aligned}$ | $\begin{aligned} & 32 \\ & 9 \\ & 615 \\ & \mathbf{0 . 0 5} \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \end{aligned}$ |  |  | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & -\mathrm{mA} \\ & \mathrm{~mW} \\ & \% \text { of FSRN } \end{aligned}$ |
| TEMPERATURERANGE <br> Rated Specification ${ }^{2}(J, K, S)$ $R$ ated Specification (A) Storage | $\begin{aligned} & 0 \\ & -40 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +150 \end{aligned}$ | * |  | * |  |  | $+125$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES
*Same as AD 668J/A.
${ }^{1} \mathrm{M}$ easured in Iout mode. Specified at nominal 5 V full-scale reference.
${ }^{2} \mathrm{M}$ easured in $\mathrm{V}_{\text {out }}$ mode, unless otherwise specified. Specified at nominal 5 V
full-scale reference.
${ }^{3} \mathrm{~T}$ otal resistance. Refer to Figure 4.
${ }^{4}$ At the major carry, driven by HCM OS logic.

## ABSOLUTE MAXIMUM RATINGS*

$\mathrm{V}_{\text {CC }}$ to REFCOM ............................... 0 V to +18 V
$\mathrm{V}_{\mathrm{EE}}$ to REFCOM . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to -18 V
REFCOM to LCOM ...................... +100 mV to -10 V
ACOM to LCOM ................................... $\pm 100 \mathrm{mV}$
THCOM to LCOM ................................. $\pm 500 \mathrm{mV}$
REFCOM to REFIN $(1,2)$............................... 18 V
I $_{\text {BPo }}$ to LCOM ............................................. . $\pm 5$ V
Iout to LCOM ..................................... -5 V to $\mathrm{V}_{\text {TH }}$
Digital Inputs to T HCOM . . . . . . . . . . . . . -500 mV to +7.0 V
REFIN 1 to REFIN 2 ..................................... . . 36 V
$\mathrm{V}_{\mathrm{TH}}$ to THCOM .......................... -0.7 V to +1.4 V
Logic Threshold Control Input Current ............... 5 mA
${ }^{5} \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V} p-\mathrm{p}, \mathrm{V}_{\text {IN }}=10 \%$ to $110 \%, 100 \mathrm{kHz}$. Digital Input All 1 s .
${ }^{6} \mathrm{~V}_{\text {IN }}=200 \mathrm{mV}$ p-p, 1 M Hz Sine Wave. Digital Input all 0s. See Figure 20.
${ }^{7} \mathrm{M}$ easured at $15 \mathrm{~V} \pm 10 \%$ and $12 \mathrm{~V} \pm 10 \%$.
Specifications shown in boldface are tested on all producfion units at final electrical test.
Specifications subject to change without notice.

Power Dissipation . ................................... . . 670 mW
Storage T emperature R ange
Q (Cerdip) Package . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature .............................. . $+175^{\circ} \mathrm{C}$
Thermal Resistance

$\theta_{\text {JC }} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .$.
*Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

| Model ${ }^{1}$ | Temperature Range | Linearity Error Max @ $\mathbf{2 5}^{\circ} \mathrm{C}$ | Voltage <br> Gain T.C. <br> Max ppm/ ${ }^{\circ} \mathrm{C}$ | Package Option ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| AD 668JQ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2$ | $\pm 30$ | Q-24 |
| AD 668K Q | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4$ | $\pm 15$ | Q-24 |
| AD 668AQ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2$ | $\pm 30$ | Q-24 |
| AD 668SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ | $\pm 40$ | Q-24 |

NOTES
${ }^{1}$ For details on grade and package offerings screened in accordance with M IL-STD-883, refer to the Analog D evices M ilitary Products D atabook or current AD 668/883B data sheet.
${ }^{2} \mathrm{Q}=$ Cerdip.

## PIN CONFIGURATION



## DEFINITIONS

LINEARITY ERROR (also called INTEGRAL NONLINEARITY OR INL): Analog D evices defines linearity error as the maximum deviation of the actual analog output from the ideal output (a straight line drawn from 0 to FS ) for any bit combination expressed in multiples of 1 LSB. The AD 668 is laser trimmed to $1 / 4$ LSB ( $0.006 \%$ of FS) maximum linearity error at $+25^{\circ} \mathrm{C}$ for the K version and $1 / 2$ LSB for the J and S versions.
DIFFERENTIAL LINEARITY ERROR (also called DIFFERENTIAL NONLINEARITY or DNL): DNL is the measure of the variation in the analog output, normalized to fun scale, associated with a 1 LSB change in digital input code.
MONOTONICITY: A DAC is said to be monotonic if the output either increases or remains constant as the digital input increases. M onotonic behavior requires that the differential linearity error not exceed 1 LSB in the negative direction.
UNIPOLAR OFFSET ERROR (DAC OFFSET): TheDAC offset is the portion of the D AC output that is independent of the digital input. The unipolar DAC offset error is measured as the deviation of the analog output from the ideal ( 0 V or 0 mA ) when the analog input is set to $100 \%$ and the digital inputs are set to all Os.

BIPOLAR OFFSET ERROR: The deviation of the analog output from the ideal (negative half-scale) when the DAC is connected in the bipolar mode (Pin 16 connected to Pin 20), the analog input is set to $100 \%$, and the digital inputs are set to all Os is called the bipolar offset error.
BIPOLAR ZERO ERROR: The deviation of the analog output from the ideal ( 0 V or 0 mA ) for bipolar mode when only the M SB is on (100 . . 00 ) is called bipolar zero error.
COM PLIANCE VOLTAGE: The allowable voltage excursion at the output node of a D AC which will not degrade the accuracy of the DAC output.
SETTLING TIME (DIGITAL CHANNEL): The timerequired for the output to reach and remain within a specified error band about its final value, measured from the digital input transition.
SETTLING TIME (ANALOG CHANNEL): T he time required for the output to reach and remain within a specified error band about its final value, measured from the analog input's crossing of it's $50 \%$ value.
GAIN ERROR: The difference between the ideal and actual output span of FS - 1 LSB, expressed either in \% of FS or LSB, when all bits are on is called the gain error.

ANALOG OFFSET ERROR:The analog offset is defined as the offset of the analog amplifier channel, referred to the analog input. Ideally, this would be measured with the analog input at 0 V and the digital input at full scale. Since a 0 V analog input voltage constitutes an undervoltage condition, this specification is determined through linear extrapolation, as indicated in Figure 1.


Figure 1. Derivation of Analog Offset Voltage
GLITCH IM PULSE: Asymmetrical switching times in a DAC may give rise to undesired output transients which are quantified by their glitch impulse. It is specified as the net area of the glitch in pV -sec.


Figure 2. AD668 Major Carry Glitch

## FUNCTIONAL DESCRIPTION

The AD 668 is designed to combine excellent performance with maximum flexibility. The functional block diagram and the simple transfer functions provided below will provide the user with a basic grasp of the AD 668's operation. Examples of typical circuit configurations are provided in the section APPLY-
ING THE AD 668. Subsequent sections contain more detailed information useful in optimizing DAC performance in high speed, high resolution applications.

## DAC Transfer Function

The AD 668 may be used either in a current output mode (DAC output connected to a virtual ground) or a voltage output mode (DAC output connected to a resistive load).

In current output mode:
U nipolar M ode

$$
I_{\text {OUT }}=\frac{V_{\text {IN }}}{V_{\text {NOM }}} \times \frac{\text { DAC code }}{4096} \times 10.24 \mathrm{~mA}
$$

Bipolar M ode

$$
I_{\text {OUT }}=\frac{V_{\text {IN }}}{V_{\text {NOM }}} \times \frac{\text { DAC code }}{4096} \times 10.24 \mathrm{~mA}-\frac{V_{\text {IN }}}{V_{\text {NOM }}} \times 5.12 \mathrm{~mA}
$$

In voltage output mode:

$$
V_{\text {OUT }}=I_{\text {OUT }} \times R_{\text {LOAD }}
$$

(for both unipolar and bipolar modes) where:
$V_{\text {IN }}$ - the analog input voltage.
$\mathrm{V}_{\text {NOM }}$ - the nominal full scale of the reference voltage: 1 V , 1.25 V , or 5 V , determined by the wiring configuration of Pins 21 and 22. (See APPLYING THE AD 668.)
DAC code - the numerical representation of the DAC's digital inputs; a number between 0 and 4095.
$R_{\text {LOAD }}$ - the resistance of the DAC output node; the maximum this can be is $200 \Omega$ (the internal D AC ladder resistance). The on-board load resistor (Pin 19) has been trimmed so that its parallel combination with the DAC ladder resistance is $100 \Omega$ ( $\pm 1 \%$ )
Bipolar mode - produces a bipolar analog output from the digital input by offsetting the normal output current with a precision current source. This offset is achieved by connecting Pin 16 to the DAC output. In the unipolar mode, Pin 16 should be grounded.
If the dc errors are included, the transfer function becomes somewhat more complex:

$$
\begin{aligned}
& I_{\text {OUT }}=\left(\frac{V_{\text {IN }}}{V_{\text {NOM }}}+\text { OFFSET }_{\text {ANALOG }}\right) \times \frac{\text { DAC code }}{4096} \times(1+E) \times 10.24 \mathrm{~mA} \\
& \quad+\text { OFFSET }_{\text {DIGITAL }} \times \frac{V_{\text {IN }}}{V_{\text {NOM }}} \times 10.24 \mathrm{~mA} \\
& -\left(\frac{V_{\text {IN }}}{V_{\text {NOM }}}+\text { OFFSET }_{\text {ANALOG }}\right) \times\left(5.12 \mathrm{~mA}+\left[O F F S E T_{\text {BIPOLAR }} \times 10.24 \mathrm{~mA}\right]\right)
\end{aligned}
$$

(L ast term is for use in bipolar mode; $\mathrm{V}_{\text {OUT }}$ is still just $\mathrm{I}_{\text {OUT }} \times$
$R_{\text {LOAD }}$ )
where:
OFFSET ${ }_{A N A L O G}=$ the analog offset error.
OFFSET DIGITAL $=$ is the unipolar digital offset error.
OFFSET BIPOLAR $=$ is the bipolar offset error.
$\mathrm{E}=$ the gain error, expressed fractionally.
Operating Limits:

$$
0.1<\frac{V_{\text {IN }}}{V_{\text {NOM }}}<1.2
$$

$0<\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {NOM }}<0.1$ constitutes an undervoltage condition and is subject to the specified recovery time.
$1.2<\mathrm{V}_{\text {IN }} / \mathrm{V}_{\text {NOM }}$ constitutes an overvoltage condition. This can saturate the DAC transistors, resulting in decreased response time and can, over extended time, damage the part through excessive power dissipation. Figure 3 indicates the specified regions of operation in both the unipolar and bipolar cases.
The small signal 3 dB bandwidth of the $\mathrm{V}_{\mathrm{IN}}$ channel is 15 M Hz . The large signal 3 dB bandwidth is approximately 10 M Hz .
$\mathrm{V}_{\text {Out }}$ is limited by the specified output compliance: -2 V to +1.2 V.


Figure 3. Quadrant Plots of the AD668

## CIRCUIT DESCRIPTION OF THE AD668

Successful design of high speed, high resolution systems demands a designer's solid working knowledge of the components being used. T he AD 668 has been carefully configured to provide maximum functionality in a variety of applications. While it is beyond the scope of this data sheet to exhaustively cover each potential application topology, the detailed information that follows is intended to provide the designer with a sufficiently thorough understanding of the part's inner workings to allow selection of the circuit topology to best suit the application.

## CURRENT OUTPUT VS. VOLTAGE-OUTPUT

As indicated in the FUNCTIONAL DESCRIPTION, the AD 668 output may be taken as either a voltage or a current, depending on external circuit connections. In the current output mode, the DAC output (Pin 20) is tied to a summing junction, and the current flowing from the DAC into this summing junction is sensed. In this mode, the DAC output scale is insensitive to whether the load resistor, $\mathrm{R}_{\text {LOAD }}$, is shorted (Pin 19 connected to Pin 20), or grounded (Pin 19 connected to Pin 18). H owever, the connection of this resistor does affect the output impedance of the DAC and may have a significant impact on the noise gain and stability of the external circuitry. Grounding $\mathrm{R}_{\text {LOAD }}$ will reduce the output impedance, thereby increasing the noise gain and also enhancing the stability of a circuit using a non-unity-gain-stable op amp (see Figure 10).
In the voltage output mode, the DAC's output current flows through its own internal impedance (perhaps in parallel with an external impedance) to generate a voltage. In this case, the DAC output scale is directly dependent on the load impedance. The temperature coefficient of the AD 668's transfer function will be lowest when used in the voltage output mode.

## OUTPUT VOLTAGE COMPLIANCE

The AD 668 has an output compliance range of -2.0 V to +1.2 V (with respect to the LCOM pin). The current steering output stages will be unaffected by changes in the output terminal voltage over this range. H owever, as shown in Figure 4, there is an equivalent output impedance of $200 \Omega$ in parallel with 15 pF at the output terminal, producing an equivalent error current if the voltage deviates from the ladder common. This is a linear effect which does not change with input code. O peration beyond the maximum compliance limits may cause either output stage saturation or breakdown, resulting in nonlinear performance. The positive compliance limit is not affected by the positive power supply, but is a function of the output current and the logic threshold voltage at $\mathrm{V}_{\mathrm{TH}}$, P in 13.


Figure 4. Equivalent Output Circuit

## ANALOG INPUT CONSIDERATIONS

The reference input buffer can be viewed as a resistive divider connected to one terminal of an op amp, as shown in Figure 5. A unit DAC current source drives a resistor to produce a voltage that is fed back to the opposite terminal of the op amp. Resistor $\mathrm{R}_{\text {feedback }}$ is laser-trimmed to ensure that a 1 V input to node A of the op amp will produce a 10.24 mA DAC output. REFIN 1 and REFIN 2 may be configured in any way the user chooses to provide a nominal input full scale of 1 V at node A. R1 and R2 are sized and trimmed to provide both a 5:1 voltage divider and a parallel impedance that matches the impedance at node $B$, thereby reducing the amplifier offset voltage due to bias current. T he resistive divider is trimmed with an external $50 \Omega$ resistor in series with the 4 k leg (R2). This provides a gain trim range of $\pm 1 \%$ using a $100 \Omega$ trim potentiometer ( $F$ igure 7). If trimming is not desired, a $50 \Omega$ resistor may be used in place of the potentiometer to produce the specified gain accuracy, or the resistor may be omitted altogether to produce a nominal gain error of $+1 \%$.


Figure 5. Equivalent Analog Input Circuitry

## DIGITAL INPUT CONSIDERATIONS

The AD 668 uses a standard positive true straight binary code for unipolar outputs (all 1s full-scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all Os on the inputs, the output will go to negative full scale; with 111 . . . 11, the output will go to positive full scale less 1 LSB; and with $100 \ldots 00$ (only the M SB on), the output will go to zero.
The threshold of the digital inputs is set at 1.4 V and does not vary with supply voltage. T his reference is provided by a bandgap generator, which requires approximately 3 mA of bias current achieved by tying $\mathrm{R}_{\mathrm{TH}}$ to any $+\mathrm{V}_{\text {LOGIC }}$ supply where:

$$
\mathrm{R}_{\mathrm{TH}}=\left(\frac{+\mathrm{V}_{\mathrm{LOGIC}}-1.4 \mathrm{~V}}{3 \mathrm{~mA}}\right)
$$

(see Figure 6). The digital bit inputs operate with small input currents to easily interface to unbuffered CM OS logic. The digital input signals to the DAC should be isolated from the analog input and output as much as possible. T o minimize undershoot, ringing, and digital feedthrough noise, the interconnect distance to the DAC inputs should be kept as short as possible. T ermination resistors may improve performance if the digital lines become too long. The digital inputs should be free from large glitches and ringing and have $10 \%$ to $90 \%$ rise and fall times on the order of 5 ns .


BIT 1 DRIVES 4 OF THESE CELLS IN PARALLEL.
BIT 2 DRIVES 2 CELLS IN PARALLEL.
BITS 3-12 DRIVE SINGLE CELLS
Figure 6. Equivalent Digital Input
T o realize the AD668's specified ac performance, it is recommended that high speed logic families such as Schottky TTL, high speed CM OS, or the new lines of high speed TTL be used exclusively. T ablel shows how DAC performance, particularly glitch, can vary depending on the driving logic used. As this table indicates, ST T L, HCM OS, and FAST* represent the most viable families for driving the AD 668.

Table I. DAC Performance vs. Drive Logic

| Logic Family ${ }^{1}$ | $10 \%-90 \%^{2}$ <br> DAC Rise Time | Settling Time ${ }^{\text {2,3}}$ |  |  | Glitch ${ }^{4}$ <br> Impulse | Maximum Glitch <br> Excursion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1\% | 0.1\% | $\begin{aligned} & 1 \text { LSB } \\ & \text { (0.025\%) } \end{aligned}$ |  |  |
| TTL | 10.5 ns | 47 ns | 77 ns | 100 ns | 2.5 nV -s | 280 mV |
| LSTTL | 11.25 ns | 35 ns | 60 ns | 120 ns | 1.2 nV -s | 270 mV |
| STTL | 11 ns | 50 ns | 75 ns | 110 ns | 500 pV -s | 200 mV |
| HCMOS | 12 ns | 53 ns | 78 ns | 100 ns | 350 pV -s | 200 mV |
| FAST* | 11.5 ns | 49 ns | 73 ns | 100 ns | 2 nV -s | 250 mV |

NOTES
${ }^{1}$ All values typical, taken in test fixture diagrammed in Figure 23.
${ }^{2} \mathrm{M}$ easurements are made for a 1 V full-scale step into $100 \Omega \mathrm{DAC}$ load resistance.
${ }^{3}$ Settling time is measured from the time the digital input crosses the threshold voltage ( 1.4 V ) to when the output is within the specified range of its final value.
${ }^{4}$ T he worst case glitch impulse, measured on the major carry. DAC full scale is1 V.
*FAST is a registered trademark of N ational Semiconductor Corporation.

The variations in DAC settling and rise times can be attributed to differences in rise time and current driving capabilities of the various families. Differences in the glitch impulse are predominantly dependent upon the variation in data skew. Variations in these specs occur not only between logic families, but also between different gates and latches within the same family. When selecting a gate to drive the AD 668 logic input, pay particular attention to the propagation delay time specs: $t_{\text {PLH }}$ and $t_{\text {PHL }}$. Selecting the smallest delays possible will help to minimize the settling time, while selection of gates where $t_{\text {PLH }}$ and $t_{\text {PHL }}$ are closely matched to one another will minimize the glitch impulse resulting from data skew. Of the common latches, the 74374 octal flip-flop provides the best performance in this area for many of the logic families mentioned above.

## PIN BY PIN CURRENT ACCOUNTING

The internal wiring and pinout of the AD 668 are dictated in large part by current management constraints. When using low impedance, high current, high accuracy parts such as the AD 668, great care must be taken in the routing of not only signal lines, but ground and supply lines as well. T he following accounting provides a detailed description of the magnitudes and signal dependencies of the currents associated with each of the part's pins. T hese descriptions are consistent with the functional block diagram as well as the equivalent circuits provided in Figures 4,5 , and 6 .
$\mathbf{V}_{\mathbf{C C}}$ - the current into this pin is drawn predominantly through the DAC current sources and generally runs about 2.2 times the DAC's nominal full scale. By design, this current is independent of the digital input code but is linearly dependent on analog input variations.
REFCOM - this node provides the reference ground for the reference amplifier's current feedback loop (as illustrated in Figure 5) as well as providing the negative supply voltage for most of the reference amplifier. The current consists of 1.2 mA of analog input dependent current and another 3 mA of input independent current. Analog input voltages should always be produced with respect to this voltage.
REFIN1 - has a 1 k series resistance to the reference amplifier input and a 5 k series resistance to REFIN 2. REFIN 1 may be used in conjunction with REFIN 2 to provide a 5:1 voltage divider, or the two may be driven in parallel to provide a high impedance input node (see Figure 5).
REFIN2 - the 4k side of the input resistive divider. $N$ ote also that the combined impedance of these two resistors matches the effective impedance at the other input of the reference amplifier, thereby minimizing the offset due to bias currents. C ircuits which alter this effective impedance may suffer increased analog offset and drift performance degradation as a result of the mismatch in these impedances.
Iout - the output current. In the current output mode with this node tied to a virtual ground, a 10.24 mA nominal full scale output current will flow from this pin. In the voltage output mode, with $R_{L}$ grounded, half of the output current will flow out of $R_{L}$ and the other half will flow out of LCOM. External resistive loading will cause current to be divided between LCOM, $\mathrm{R}_{\mathrm{L}}$, and $\mathrm{I}_{\text {OUt }}$ as Figure 4 suggests.
$\mathbf{R}_{\mathrm{L}}$ - a $200 \Omega$ resistor with one end internally wired to the output pin. If a $200 \Omega \pm 20 \%$ D AC output impedance is desired, $R_{L}$ should be shorted to I оит. G rounding $R_{L}$ will provide a DAC output impedance of $100 \Omega \pm 1 \%$. As noted above, in voltage output configurations, a large portion of the DAC output current will flow through this pin.
ACOM - as indicated in Figure 4, the current flowing out of this pin is effectively the complement of $\mathrm{I}_{\text {out }}$, varying with both analog and digital inputs. Using this current as a signal output is not generally advised, since it is untrimmed and its positive output compliance is limited to the logic low voltage.
LCOM - the current in this node has been carefully configured to be independent of digital code when the output is into a virtual ground, thereby minimizing any detrimental effects of ladder ground resistance on linearity. However, the current in this node is proportional to the analog input voltage and the ground drop here is responsible for the dc analog feedthrough. The nominal value of this current is approximately equal to the DAC full scale.

IBPO - the bipolar offset current flows into this node, with voltage compliance to $\mathrm{V}_{\mathrm{EE}}+3 \mathrm{~V}$. This is a high impedance current source, and should be grounded if the offset current is not used.
$\mathbf{V}_{\text {EE }}$ - this voltage may be set anywhere from -10.8 V to -16.5 V . The current in this node consists of 1.2 times the bipolar offset current plus $500 \mu \mathrm{~A}$ of bias current for the reference amplifier's front end. The negative supply current is independent of digital input but is linearly dependent on analog input.
THCOM - is the ground point for the bandgap diode that generates the threshold voltage. The current coming out of this node is the same as that flowing into $\mathrm{V}_{\text {TH }}$ plus a code dependent number of base currents (see Figure 6). It is possible to introduce an offset between THCOM and the system common, thereby offsetting the effective logic threshold and positive output compliance voltage.
$\mathbf{V}_{\mathbf{T H}}$ - as indicated earlier, if given sufficient positive bias current, this voltage will be 1.4 V above THCOM . T he necessary bias current can readily be provided by a suitable resistor to any positive supply. As Figure 6 suggests, this node is directly coupled to the DAC output through several base to collector capacitances and hence, should be carefully decoupled to the analog ground.
DIGITAL INPUTS - when a bit is in the high state, the input current is the leakage current of a reverse biased diode. When the bit is driven low, it must sink a base current to ground, and this base current will be proportional to the analog input. N ote that the input current for Bit 2 will be twice that for Bits 3-12, and Bit 1's current will be 4 times Bit 3's, but all the currents will be below the value specified.

## APPLYING THE AD668

The following are some typical circuit configurations for the AD 668. As T able II indicates, these represent only a sample of the possible implementations.

## 5V REFIN, 1V UNIPOLAR, UNBUFFERED VOLTAGE OUTPUT

Figure 7 shows a typical topology for generating an unbuffered voltage output. $\mathrm{R}_{\mathrm{L}}$ (Pin 19) is grounded, producing a $100 \Omega$

DAC output resistance that generates a 1.024 V output when the DAC current is at its full scale of 10.24 mA . The presence of low impedance loads will effect the output voltage swing directly: an external load of $300 \Omega$ will yield a total output resistance of $75 \Omega$, and a full scale output of 0.768 V . An external $100 \Omega$ will reduce the total output resistance to $50 \Omega$ and the full-scale voltage swing will drop to 0.512 V . Since the bipolar offset current is not used in this configuration, P in 16 is connected to the analog ground plane.
The input divider has been connected to produce a 5 V full scale reference input by shorting REFIN 1 to the analog ground plane and using REFIN 2 as the reference input. With a 5 V nominal full scale, the $10 \%$ to $120 \%$ reference input range falls between 0.5 V and 6 V . The effective input resistance in this mode is $5 \mathrm{k} \Omega( \pm 20 \%)$. The ratio of the input divider has been intentionally skewed by $50 \Omega$ to provide an optional external fine trim for gain adjust. A trim range of $\pm 1 \%$ is provided by the $100 \Omega$ trimming potentiometer shown in Figure 7. If trimming is not desired, a $50 \Omega$ resistor may be used in place of the potentiometer to produce the specified gain accuracy, or, if a $+1 \%$ nominal gain error is tolerable, the resistor may be omitted altogether.


Figure 7. 5 V REFIN/1 V Unbuffered Unipolar Output

### 1.25 V REFIN, 1 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT

F igure 8 demonstrates another unbuffered voltage output topology, this time implementing a bipolar output and a 1.25 V reference input. T he bipolar output is accomplished simply by tying Pin 16 to the output (Pin 20). N ote that in this mode, when the digital inputs are all zeros and the analog input is at 1.25 V , -512 mV will be produced at the DAC output. Bipolar zero ( $0 \mathrm{~V}_{\text {OUT }}$ ) will be produced when the M SB is ON with all other bits OFF (100 . . 00), and the full-scale voltage minus 1 LSB ( 511.75 mV ) will be generated when all bits are ON .
The input range of 1.25 V is generated by grounding REFIN 2 (through an optional gain trim potentiometer or gain adjust $50 \Omega$ resistor) and using REFIN 1 as the reference input. The input resistance in this mode is also 5 k .


Figure 8. 1.25 V REFIN/ 1500 mV Unbuffered Bipolar Output

## 5 V REFIN, 2 V BIPOLAR, UNBUFFERED VOLTAGE OUTPUT

Figure 9 demonstrates how a larger unbuffered voltage output swing can be realized. R LoAd (Pin 19) is tied to the DAC output (Pin 20) to produce an output resistance of roughly $200 \Omega$.


Figure 9. 5 V REFINAI 1 V Unbuffered Bipolar Output
It should be noted that this impedance is not trimmed, and may vary by as much as $20 \%$, but this can be compensated by adjusting the reference voltage. It is also important to note that limitations in the DAC output compliance would prohibit use of a 2 V unipolar output voltage swing.

## 1 V REFIN, -10V UNIPOLAR, BUFFERED VOLTAGE OUTPUT

Figure 10 shows the implementation of the 1 V full scale for the reference input by tying REFIN 1 and REFIN 2 together and driving them both with the input voltage. This generates a high input impedance, and some care should be taken to insure that the driving impedance at this node is finite at all times to avoid saturating the reference amplifier. This is typically accomplished by a using a low impedance voltage source to drive the reference, but if the topology calls for this source to be switched out, a high impedance ( $10 \mathrm{k} \Omega$ ) termination resistor should be used on the REFIN node.


Figure 10. 1 V REFIN/-10 V Unipolar Buffered Output
For full-scale output ranges greater than 2 V , some type of external buffer amplifier is needed. T he AD 840 fills this requirement perfectly, settling to within $0.025 \%$ from a 10 V full-scale step in less than 100 ns. As shown in Figure 10, the amplifier establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor ( 10.24 V for a 1 k resistor). $N$ ote that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.
The optimal DAC output impedance in buffered output applications depends on the buffer amplifier being used. The AD 840 is stable at a gain of 10 , so a lower D AC output impedance (higher noise gain) is desired for stability reasons, and $\mathrm{R}_{\text {LOAD }}$ should be grounded. The $100 \Omega$ DAC output impedance produces a noise gain of 11 with the $1 k$ feedback resistor. If the gain-of-two stable AD 842 is used as a buffer, a $200 \Omega$ DAC output impedance will produce a stable configuration with lower noise gain to the output; hence, $\mathrm{R}_{\text {LOAD }}$ should be connected to the DAC output.
As noted earlier, these four examples are part of an array of possible configurations available. T able II provides a quick reference chart for the more straightforward applications, but many other input and output signals are possible with some modifications.
The next three circuits provide examples of different analog input drives, including a fixed dc reference, a capacitively coupled ac reference, and a DAC driving the reference channel. N ote that the entire spectrum of input and output range configurations are available regardless of the type of reference drive being used.

## DC REFERENCE: THE AD586DRIVING THE AD668

Figure 11 illustrates one of the more obvious analog input sources: a fixed reference. The AD 586 produces a temperature stable 5 V analog output to drive the AD 668 in the 5 V input

Table II. AD668 Topology Variations OUTPUT LEVELS

| Nominal Analog Input | OV to 1V | -500 mV to +500 mV | OV to-10V | +5V to-5V | -1 V to +1 V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 V | Unipolar Unbuffered $\mathrm{V}_{\text {OUT }}$ $A_{\text {IN }}=$ Pins $21+22$ | Bipolar <br> Unbuffered $\mathrm{V}_{\text {OUT }}$ <br> $\mathrm{A}_{\text {IN }}=$ Pins $21+22$ | Unipolar <br> Buffered $\mathrm{V}_{\text {OUT }}$ <br> $A_{\text {IN }}=$ Pins $21+22$ <br> External Amplifier <br> (See Figure 10) | Bipolar <br> Buffered $\mathrm{V}_{\text {out }}$ <br> $\mathrm{A}_{\text {IN }}=$ Pins $21+22$ <br> External Amplifier | Bipolar <br> U nbuffered $\mathrm{V}_{\text {OUT }}$ <br> $A_{\text {IN }}=$ Pins $21+22$ <br> $R_{L}$ (Pin 19) Tied <br> Tolout (Pin 20) |
| 1.25 V | Unipolar Unbuffered $\mathrm{V}_{\text {OUt }}$ $A_{\text {IN }}=\operatorname{Pin} 22$ Pin 21 Grounded | Bipolar Unbuffered $\mathrm{V}_{\text {OUT }}$ $\mathrm{A}_{\text {IN }}=\operatorname{Pin} 22$ Pin 21 Grounded (See Figure 8) | Unipolar <br> Buffered $\mathrm{V}_{\text {OUT }}$ <br> $\mathrm{A}_{\text {IN }}=\operatorname{Pin} 22$ <br> Pin 21 Grounded <br> External Amplifier | Bipolar <br> Buffered $\mathrm{V}_{\text {OUT }}$ <br> $\mathrm{A}_{\text {IN }}=\operatorname{Pin} 22$ <br> Pin 21 Grounded <br> External Amplifier | Bipolar <br> U nbuffered $\mathrm{V}_{\text {OUt }}$ <br> $\mathrm{A}_{\text {IN }}=\operatorname{Pin} 22$ <br> Pin 21 Grounded <br> $R_{L}$ (Pin 19) Tied <br> To lout (Pin 20) |
| 5 V | Unipolar Unbuffered $\mathrm{V}_{\text {OUT }}$ $A_{\text {IN }}=\operatorname{Pin} 21$ Pin 22 Grounded (See Figure 7) | Bipolar <br> Unbuffered $\mathrm{V}_{\text {OUT }}$ <br> $\mathrm{A}_{\text {IN }}=$ Pin 21 <br> Pin 22 Grounded | Unipolar <br> Buffered $\mathrm{V}_{\text {OUT }}$ <br> $A_{\text {IN }}=P$ in 21 <br> Pin 22 Grounded <br> External Amplifier | Bipolar <br> Buffered $\mathrm{V}_{\text {OUT }}$ <br> $A_{\text {IN }}=P$ in 21 <br> Pin 22 Grounded <br> External Amplifier | Bipolar <br> Unbuffered $\mathrm{V}_{\text {OUT }}$ <br> $A_{\text {IN }}=\operatorname{Pin} 21$ <br> Pin 22 Grounded <br> $R_{L}$ (Pin 19) Tied <br> To Iout (Pin 20) <br> (See Figure 9) |



Figure 11. AD586 Driving the AD668
mode (Pin 22 grounded, input into Pin 21). Fine adjustment of the gain is provided by both the AD 586 external trim resistor and the $100 \Omega$ potentiometer in series with the reference input. The resistive divider at the reference input will draw approximately 1 mA from the AD 586, leaving plenty of driving current for other loads in the system.

## AC HOOKUP: 1.25V AC FULL SCALE, 2.5V DC FULL SCALE

The circuit shown in Figure 12 allows separate setting of dc reference bias point on a 2.5 V scale and capacitively coupled ac signal on a 1.25 V scale. The basic reference input is configured in the 1.25 V mode (Pin 21 grounded, Pin 22 used as the reference input.) The 2.5 V dc range is achieved by using an external
$5 k$ series resistor in the dc path. N ote that because of the relatively wide tolerance ( $\pm 20 \%$ ) in the absolute value of the AD 668's internal input divider resistors, substantial gain range adjustment should be provided in the external series resistance.


Figure 12. AC Hookup

## DAC DRIVE: THE AD568 DRIVING THE AD668

The circuit shown in Figure 13 produces an analog output proportional to the product of two digital inputs. The AD 568 has an on-board fixed reference and generates a full-scale output voltage of 1.024 V (just as the AD 668 does in its unbuffered voltage output mode). This output voltage can be used to directly drive the AD 668 in the 1 V reference input mode. N ote that in this case, the lower 410 codes of the AD 568 are out-ofbounds; they produce an undervoltage condition at the AD 668
reference input. While the two DACs are similar in many ways, the optimal decoupling schemes differ between the two parts and care should be used to insure that each is implemented appropriately.


Figure 13. AD568 Driving the AD668

## CONSTRUCTION GUIDELINES HIGH FREQUENCY PRINTED CIRCUIT BOARD SUGGESTIONS

In systems seeking to simultaneously achieve high speed and high accuracy, the implementation and construction of the circuit is often as important as the circuit's design. Proper RF techniques must be used in device selection, placement and routing, and supply bypassing and grounding. In many areas, the performance of the AD 668 may exceed the measurement capabilities of common lab instruments, making performance evaluation particularly difficult. The AD 668 has been configured to be relatively easy to use in spite of these problems, and realization of the performance indicated in this datasheet should not be difficult if proper care is taken. Figure 14 provides an illustration of the printed circuit board layout used for much of the AD 668's characterization. The board represents an implementation of the circuit shown in Figure 23, with the AD 586 used to drive the reference channel (as in Figure 11).



Figure 14. PC Board Layout

## THE USE OF GROUND AND POWER PLANES

If properly implemented, ground planes can perform a myriad of functions on high speed circuit boards: bypassing, shielding, current transport, etc. In mixed signal design, the analog and digital portions of the board should be distinct from one another, with the analog ground plane confined to areas covering analog signal traces and the digital ground plane confined to areas covering digital interconnect. The two ground planes should be connected by paths $1 / 4$ inch to $1 / 2$ inch wide on both sides of the DAC, as shown in Figure 14. C are should be taken to insure that the ground plane is uninterrupted over crucial signal paths. On the digital side, this includes the digital input lines running to the DAC, as well as any clock signals. On the analog side, this includes the analog input signal, the DAC output signal, and the supply feeders. The use of wide runs or planes in the routing of the power supplies is also recommended. This serves the dual function of providing a low series impedance power supply to the part as well as providing some "free" capacitive decoupling to the appropriate ground plane.

## USING THE RIGHT BYPASS CAPACITORS

The capacitors used to bypass the power supplies are probably the most important external components in any high speed design. Both selection and placement of these capacitors can be critical and, to a large extent, dependent upon the specifics of the system configuration. The dominant consideration in the selection of bypass capacitors for the AD 668 is minimization of series resistance and inductance. M any capacitors will begin to look inductive at 20 M Hz and above. C eramic and film type capacitors generally feature lower series inductance than tantalum or electrolytic types. A few general rules are of universal use when approaching the problem of bypassing.
Bypass capacitors should be installed on the printed circuit board with the shortest possible leads consistent with reliable construction. This helps to minimize series inductance in the leads. C hip capacitors are optimal in this respect.
Some series inductance between the DAC supply pins and the power supply plane may help to filter-out high frequency power supply noise. This inductance can be generated using a small ferrite bead.

## HIGH SPEED INTERCONNECT AND ROUTING

It is essential that care be taken in the signal and power ground circuits to avoid inducing extraneous voltage drops in the signal ground paths. It is suggested that all connections be short, direct, and as physically close to the package as possible, thereby minimizing the sharing of conduction paths between different currents. When runs exceed an inch or so in length, some type of termination resistor may be required. The necessity and value of this resistor will be dependent upon the logic family used.
For maximum ac performance, the DAC should be mounted directly to the circuit board; sockets should be avoided as they introduce unwanted capacitive coupling between adjacent pins of the device. F or purposes of testing and characterization, low profile sockets are preferable to zero insertion force types.

## TYPICAL PERFORMANCE CHARACTERISTICS

The following plots indicate the typical performance of the AD 668 in properly configured circuits. Wherever possible, suggestions are provided to assist the user in achieving the indicated performance levels.

## DC PERFORMANCE

## Power Consumption vs. $\mathbf{V}_{\text {REF }} \mathbf{N}_{\text {NOM }}$

As suggested in previous sections, most portions of AD 668's current budget are proportional to the analog input signal. As a result, operating the part at a reduced reference voltage offers substantial power savings. This may be particularly attractive in applications featuring a buffered output voltage, since the size of the feedback resistor may be increased to compensate for the reduced DAC current. For example, the D AC could be configured in the 5 V input mode, but driven with a 2.5 V reference, producing a 5.12 mA full scale output. Reducing the output level has performance ramifications in several areas, as demonstrated later in this section, but the circuit designer is free to trade power dissipation against performance to optimize the AD 668 for his application.


Figure 15. Power Consumption vs. Reference Level

## Linearity vs. $\mathbf{V}_{\text {REF }} \mathbf{N}_{\text {NOM }}$

At reduced current levels, the linearity of the PNP DAC used in the AD 668 becomes more sensitive to the mismatch in transistor $\mathrm{V}_{\mathrm{BE}}$ 's. As Figure 16 indicates, this effect starts to increase fairly dramatically for reference levels less than $25 \%$ of nominal. Increasing the current level above 100\% does not appreciably improve the linearity performance since the D AC has been trimmed to perform optimally at the $100 \%$ reference level.


Figure 16. Linearity vs. Reference Level

## AC PERFORMANCE

F or the purposes of characterizing the frequency domain performance of the AD 668, all bits are turned on and the DAC is essentially treated as a voltage amplifier/attenuator. The tests used to generate these performance curves were done using the circuit shown in Figure 12.
AC characterization in the megahertz region is not trivial, and special consideration is required to produce meaningful results. Probe ground straps are inappropriate at these frequencies; some type of probe socket is required. Signals should be routed either on a PC board over a ground plane or through a coaxial cable. Proper termination impedances should be used throughout the fixturing.

## Large Signal Frequency Response

Figure 17 represents the gain and phase response of a signal swinging from $10 \%$ to $120 \%$ (peak to peak) of the nominal reference input. The DAC reference amplifier has an effective slew rate or $30 \mathrm{~V} / \mu \mathrm{s}$ at the DAC output, so there will be slew-induced distortion for full scale swings at greater than 10 M H z .


Figure 17. Large Signal Gain and Phase Response

## Small Signal 3 dB Bandwidth vs. $\mathbf{V}_{\text {REF }} \mathbf{N}_{\text {NOM }}$

Figure 18 demonstrates the small signal ( $20 \%$ of nominal reference) bandwidth sensitivity to the analog input's dc bias. The small signal 3 dB bandwidth at $100 \%$ reference levels is greater than 15 M Hz , but the bandwidth remains greater than 10 M Hz over the entire nominal reference range. The differential gain and phase for a $200 \mathrm{mV}, 3 \mathrm{M} \mathrm{Hz}$ signal are $0.5 \%$ and $2^{\circ}$, respectively.


Figure 18. Small Signal Bandwidth vs. DC Reference Level

## Noise Spectrum

Figure 19 shows the noise spectrum of the DAC with all bits on. The noise floor of -78 dB is just above the noise floor of the instrument being used, in part due to the relatively small ( 1 V ) output signal of the DAC in voltage output mode.


Figure 19. Noise Spectrum

## Analog Feedthrough vs. Frequency

Analog feedthrough is a measure of the effective signal at the DAC output when all bits are off and a full-scale signal is placed at the analog input. At dc, the feedthrough is a result of analog input dependent ground drops, predominantly through the ladder ground. Good grounding practices will minimize this effect. At high frequencies, the signal may propagate to the output through a variety of capacitive paths. Proper shielding and routing should be implemented to eliminate external coupling between the analog input and the DAC output node.


## Reference Channel THD

THD, or total harmonic distortion, is the ratio of the rootmean-square (rms) sum of the harmonics to the fundamental and is expressed in dBs . Figure 21 shows the typical THD of the AD 668 reference channel for both large and small signals.


Figure 21. Reference Channel THD vs. Frequency

## TRANSIENT PERFORMANCE

High accuracy settling time measurements of less than one hundred nanoseconds are extremely diliicult to make. The conventional analog amplifiers used in oscilloscope front ends, typically, cannot recover from the overdrive resulting from a full-scale step in sufficient time. Sampling scopes can track much quicker rise times but often provide insufficient accuracy for 12 -bit characterization. D ata Precision's new 640 sampling scope provides a good combination of speed and resolution that provides just enough performance to measure the AD 668's performance.

## Digital Settling Time

Figure 22 illustrates the typical settling characteristic of the AD668 to a full-scale change in digital inputs with the analog input fixed at $100 \%$. The digital driving circuity is shown in Figure 23. This circuit allows the DAC to be toggled between any two codes, and so provides an excellent means of characterizing both settling and glitch performance.


Figure 22. Typical Digital Settling Characteristics

Figure 20. Analog Feedthrough vs. Frequency


Figure 23. Settling Time Circuit

## Digital Settling Time vs. $\mathbf{V}_{\text {REF }}$

The reference amplifier loop has been compensated for optimal settling performance at $\mathrm{V}_{\text {REF }} \mathrm{N}_{\text {NOM }}=100 \%$, but as Figure 24 indicates, there is relatively little degradation in settling performance for a wide range of reference levels. Consideration of Figures 15,16 , and 24 support that a $1 / 2$ power solution would see very little degradation in speed or accuracy performance.


Figure 24. Digital Settling Time vs. Reference Level

## Analog Settling Time

One of the biggest challenges in measuring the settling time of a high accuracy amplifier is producing a clean waveform with which to drive the input. In this case, an AD 568 was used to drive the analog channel in the 1 V input mode (see Figure 13).
As indicated by Figure 25 , the referred-to-output slew rate is $30 \mathrm{~V} / \mu \mathrm{s}$ for a 1 V output. This implies that a full-scale analog input sine waves of greater than 10 M Hz frequency will suffer some slew-induced distortion. It should be noted that the slewing limitation is in the reference amplifier, not in the DAC output, so a 10 V buffered output voltage would slew at $300 \mathrm{~V} / \mu \mathrm{s}$, provided the output buffer is sufficiently fast.


Figure 25. Typical Analog Settling Characteristic

## Undervoltage Recovery Time

The ramifications of exceeding the specified lower limit of $10 \%$ on the reference channel depend on the extent and duration of the undervoltage condition. Figure 26 illustrates that, after holding the reference at $0 \%$ (REFIN $=$ REFCOM ) for $1 \mu$, the AD 668 takes 35 ns to return to $10 \%$ of full scale once the reference is returned to $100 \%$. This is the worst case: recovery from a completely "off" condition.


Figure 26. Undervoltage Recovery

## Glitch Impulse

The AD 668's glitch at the major carry is illustrated in Figure 2. The AD 668 features a conventional DAC architecture that has two basic glitch mechanisms: digital feedthrough and data skew. C areful consideration of these mechanisms will help the glitchconscious user minimize glitch in his application.

## Digital Feedthrough

As with any converter product, a high speed digital-to-analog converter is forced to exist on the frontier between the noisy environment of high speed digital logic and the sensitive analog domain. The problems of this interfacing are particularly acute when demands of high speed (greater than 10 M Hz switching times) and high precision (12 bits or more) are combined. No amount of design effort can perfectly isolate the analog portions of a DAC from the spectral components of a digital input signal with a 2 ns rise time. Inevitably, once this digital signal is brought onto the chip, some of its higher frequency components will find their way to the sensitive analog nodes, producing a digital feedthrough glitch. To minimize the exposure to this effect, the AD 668 has intentionally omitted the on-board latches that have been included in many slower DAC s. T his not only reduces the overall level of digital activity on chip, it also avoids
bringing a latch clock pulse on board, whose opposite edge inevitably produces a substantial glitch, even when the DAC is not supposed to be changing codes.

## Data Skew

The AD 668, like many of its slower predecessors, essentially uses each digital input line to switch a separate, weighted current to either the output (IOUT) or some other node (AN ALOG COM ). If the input bits are not changed simultaneously, or if the different DAC bits switch at different speeds, then the DAC output current will momentarily take on some incorrect value. This effect is particularly troublesome at the "carry points," where the D AC output is to change by only one LSB, but several of the larger current sources must be switched to realize this change. D ata skew can allow the DAC output to move a substantial amount towards full scale or zero (depending upon the direction of the skew) when only a small transition is desired. Great care was taken in the design and layout of the AD 668 to ensure that switching times of the DAC switches are symmetrical and that the length of the input data lines are short and well matched. The glitch-sensitive user should be equally diligent about minimizing the data skew at the AD 668's inputs, particularly for the 4 or 5 most significant bits. This can be achieved by using the proper logic family and gate to drive the DAC , and keeping the interconnect lines between the log outputs and the DAC inputs as short and as well matched as possible, particularly for the most significant bits. The top 6 bits should be driven from the same latch chip if latches are used.

## DEGLITCHING FOR PRECISION WAVEFORM GENERATION

T here are high speed SH As available with specifications suffi-
cient to deglitch the AD 668, however most are hybrid in design at costs which can be prohibitive. A high performance, low cost alternative shown in Figure 27 is a discrete SHA utilizing a high speed monolithic op amp and high speed DM OS FET switches.
This SH A circuit uses the inverting integrator architecture. The AD 841 operational amplifier used ( 300 M Hz gain bandwidth product) is fabricated on the same high speed process as the AD 668. The time constant formed by the $100 \Omega$ resistor and the 100 pF capacitor determines the acquisition time and also band limits the output signal to eliminate slew induced distortion.
A discrete drive circuit is used to achieve the best performance from the SD 5000 quad DM OS switch. T his switch driving cell is composed of M PS571 RF npn transistors and an M C 10124 TTL to ECL translator. U sing this technique provides both high speed and highly symmetrical drive signals for the SD 5000 switches. T he switches are arranged in a single-throw doublepole (SPDT) configuration. The 360 pF "flyback" capacitor is switched to the op amp summing junction during the hold mode to keep switching transients from feeding to the output. This capacitor is grounded during sample mode to minimize its effect on acquisition time.
C ircuit layout for a high speed deglitcher is almost as critical as the design itself. Figure 28 shows the recommended layout of the deglitching cell for a double-sided printed circuit board. The layout is very compact with care taken that all critical signal paths are short.
Performance of the AD668 in waveform generation applications is greatly improved with the use of this deglitching method. Peak harmonics and spurious free dynamic range are typically maintained at -70 dB to -75 dB with update rates up to 10 M Hz .


Figure 27. High Performance, Low Cost Deglitching Circuit


Figure 28b. PCB Layout of Component Side

## OUTLINE DIMENSIONS

Dimensions shown in inches and ( mm ).

24-Pin Cerdip (Suffix Q)


1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
2. CERDIP LEADS WILL BE EITHER TIN PLATED OR SOLOER DIPPED

IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

