RENESAS

HM62A16100I Series

Wide Temperature Range Version 16 M SRAM (1-Mword \times 16-bit)

REJ03C0053-0001Z Preliminary Rev. 0.01 Jun.02.2003

Description

The Renesas HM62A16100I Series is 16-Mbit static RAM organized 1-Mword \times 16-bit. HM62A16100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has the package variations of 48-bump chip size package with 0.75 mm bump pitch for high density surface mounting.

Features

- Single 1.8 V supply: 1.65 V to 2.2 V
- Fast access time: 70 ns (max)
- Power dissipation:
 - Active: 3.6 mW/MHz (typ)
 - Standby: 0.9 µW (typ)
- Completely static memory.
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
 - Three state output
- Battery backup operation.
 - 2 chip selection for battery backup
- Temperature range: -40 to $+85^{\circ}C$

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Renesas Technology's Sales Dept. regarding specification.

Rev.0.01, Jun.02.2003, page 1 of 17


RENESAS

Ordering Information

Туре No.	Access time	Package
HM62A16100LBPI-7	70 ns	48-bump CSP with 0.75 mm bump pitch (TBP-48F)
HM62A16100LBPI-7SL	70 ns	—



Pin Arrangement




Pin Description

Pin nam	e Function	
A0 to A1	9 Address input	
I/O0 to I/	O15 Data input/output	
CS1	Chip select 1	
CS2	Chip select 2	
WE	Write enable	
OE	Output enable	
LB	Lower byte select	
UB	Upper byte select	
V _{cc}	Power supply	
V _{ss}	Ground	
NU*1	Not used (test mode pin)	
Note: 1	This pip should be connected to a ground (V)) or not be connected (on

Note: 1. This pin should be connected to a ground (V $_{\mbox{\tiny SS}}$), or not be connected (open).

Block Diagram



Operation Table

CS2	WE	OE	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
×	×	×	×	×	High-Z	High-Z	Standby
L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	Н	Н	High-Z	High-Z	Standby
Н	Н	L	L	L	Dout	Dout	Read
Н	Н	L	Н	L	Dout	High-Z	Lower byte read
Н	Н	L	L	Н	High-Z	Dout	Upper byte read
Н	L	×	L	L	Din	Din	Write
Н	L	×	Н	L	Din	High-Z	Lower byte write
Н	L	×	L	Н	High-Z	Din	Upper byte write
Н	Н	Н	×	×	High-Z	High-Z	Output disable
	× L H H H H H H	× × L × L × H H H H H L H L H L H L	x x x L x x X X X H H L H H L H L X H L X H L X H L X H L X H L X	x x x L x x X x x H H L H H L H H L H H L H L X H L X H L X H L X H L X H L X H L X H L X	x x x x L x x x X x x x X x x X H H L L H H L H H H L H H H L L H H L L H L x L H L x H H L x H H L X H	×××××High-ZL××××High-Z×××HHHigh-ZHHLLLDoutHHLHHigh-ZHHLLDoutHHLLDoutHL×LDinHL×LDinHL×LHHL×H	××××High-ZHigh-ZL××××High-ZHigh-Z×××HHHigh-ZHigh-ZHHLLLDoutDoutHHLHHDoutHigh-ZHHLLLDoutDoutHLLLDoutDinHL×LLDinDinHL×LHHigh-ZDinHL×LHDinDinHL×LHDinDin

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $\rm V_{ss}$	V _{cc}	–0.3 to + 2.6	V
Terminal voltage on any pin relative to $\rm V_{ss}$	V _T	-0.3^{*1} to V _{cc} + 0.3 ^{*2}	V
Power dissipation	P _T	1.0	W
Storage temperature range	Tstg	–55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1. V_{T} min: -2.0 V for pulse half-width \leq 10 ns.

2. Maximum voltage is +2.6 V.

DC Operating Conditions

Symbol	Min	Тур	Max	Unit	Note
V _{cc}	1.65	1.8	2.2	V	
V _{ss}	0	0	0	V	
V _{IH}	0.75 × \	/ _{cc} —	V _{cc} + 0.	3 V	
V _{IL}	-0.3		0.25×\	V _{cc} V	1
Та	-40		85	°C	
	V _{сс} V _{ss} V _{IH} V _{IL}	$ \frac{V_{cc}}{V_{ss}} = 0.75 \times V_{H} - 0.3 $		$\begin{array}{c cccccc} V_{cc} & 1.65 & 1.8 & 2.2 \\ \hline V_{ss} & 0 & 0 & 0 \\ \hline V_{IH} & 0.75 \times V_{cc} & V_{cc} + 0.3 \\ \hline V_{IL} & -0.3 & - & 0.25 \times V_{cc} \\ \hline \end{array}$	$\begin{array}{c cccccc} V_{cc} & 1.65 & 1.8 & 2.2 & V \\ \hline V_{ss} & 0 & 0 & 0 & V \\ \hline V_{H} & 0.75 \times V_{cc} & - & V_{cc} + 0.3 & V \\ \hline V_{IL} & -0.3 & - & 0.25 \times V_{cc} & V \\ \end{array}$

Note: 1. V_{IL} min: -2.0 V for pulse half-width \leq 10 ns.

DC Characteristics

Parameter	Symbol	Min	Typ ^{∗¹}	Max	Unit	Test conditions
Input leakage current	I _u			1	μΑ	$Vin = V_{ss} to V_{cc}$
Output leakage current	_{lo}			1	μΑ	$\begin{array}{l} CS1 = V_{_{IH}} \text{ or } CS2 = V_{_{IL}} \text{ or} \\ OE = V_{_{IH}} \text{ or } WE = V_{_{IL}} \text{ or} \\ LB = UB = V_{_{IH}}, V_{_{I/O}} = V_{_{SS}} \text{ to } V_{_{CC}} \end{array}$
Operating current	I _{cc}	_	_	8	mA	$CS1 = V_{IL}, CS2 = V_{IH},$ Others = $V_{IH}/V_{IL}, I_{IVO} = 0 \text{ mA}$
Average operating current	I _{CC1}		20	30	mA	Min. cycle, duty = 100%, $I_{IO} = 0 \text{ mA}, \text{ CS1} = V_{IL}, \text{ CS2} = V_{IH},$ Others = V_{IH}/V_{IL}
	I _{CC2}	_	2	5	mA	$\begin{array}{l} \mbox{Cycle time = 1 } \mu \mbox{s, duty = 100\%,} \\ I_{_{I\!O}} = 0 \mbox{ mA, CS1 \le 0.2 V,} \\ \mbox{CS2 \ge V_{_{CC}} - 0.2 V} \\ V_{_{I\!H}} \ge V_{_{CC}} - 0.2 \mbox{ V, } V_{_{I\!L}} \le 0.2 \mbox{ V} \end{array}$
Standby current	I _{sb}		0.1	0.5	mA	CS2 = V _{IL}
Standby current	I _{SB1} *2	_	0.5	25	μΑ	$\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS1 \geq V_{cc} - 0.2 \ V, \\ CS2 \geq V_{cc} - 0.2 \ V \ or \\ (3) \ LB = UB \geq V_{cc} - 0.2 \ V, \\ CS2 \geq V_{cc} - 0.2 \ V, \\ CS1 \leq 0.2 \ V \\ Average \ value \end{array}$
	Ⅰ_* ³ _{SB1}		0.5	8	μΑ	
Output high voltage	V _{OH}	$V_{cc} - 0.2$	—		V	I _{oH} = -100 μA
Output low voltage	V _{ol}		_	0.2	V	I _{oL} = 100 μA

Notes: 1. Typical values are at $V_{cc} = 1.8 \text{ V}$, Ta = +25°C and not guaranteed. 2. This characteristic is guaranteed only for L-version.

3. This characteristic is guaranteed only for L-SL version.

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	—	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	—		10	pF	$V_{I/O} = 0 V$	1


Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

(Ta = -40 to +85°C, V_{cc} = 1.65 V to 2.2 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: $V_{_{\rm IL}} = 0.2$ V, $V_{_{\rm IH}} = V_{_{\rm CC}} 0.2$ V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: $0.5 \times V_{cc}$
- Output load: See figures (Including scope and jig)



Read Cycle

		HM62A16 ⁻	1001		
		-7			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70		ns	
Address access time	t _{AA}	_	70	ns	
Chip select access time	t _{ACS1}	_	70	ns	
	t _{ACS2}	_	70	ns	
Output enable to output valid	t _{oe}		35	ns	
Output hold from address change	t _{он}	10		ns	
LB, UB access time	t _{BA}	_	70	ns	
Chip select to output in low-Z	t _{cLZ1}	10		ns	2, 3
	t _{CLZ2}	10	_	ns	2, 3
LB, UB enable to low-Z	t _{BLZ}	5	—	ns	2, 3
Output enable to output in low-Z	t _{oLZ}	5	_	ns	2, 3
Chip deselect to output in high-Z	t _{CHZ1}	0	25	ns	1, 2, 3
	t _{CHZ2}	0	25	ns	1, 2, 3
LB, UB disable to high-Z	t _{BHZ}	0	25	ns	1, 2, 3
Output disable to output in high-Z	t _{oHz}	0	25	ns	1, 2, 3

Write Cycle


		HM62A16	1001		
		-7			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{wc}	70		ns	
Address valid to end of write	t _{AW}	60		ns	
Chip selection to end of write	t _{cw}	60	_	ns	5
Write pulse width	t _{wP}	50	_	ns	4
LB, UB valid to end of write	t _{BW}	60	_	ns	
Address setup time	t _{AS}	0	_	ns	6
Write recovery time	t _{wR}	0	_	ns	7
Data to write time overlap	t _{DW}	30	_	ns	
Data hold from write time	t _{DH}	0	_	ns	
Output active from end of write	t _{ow}	5		ns	2
Output disable to output in high-Z	t _{oHz}	0	25	ns	1, 2
Write to output in high-Z	t _{wHZ}	0	25	ns	1, 2

Notes: 1. $t_{_{CH2}}$, $t_{_{OH2}}$, $t_{_{WHZ}}$ and $t_{_{BHZ}}$ are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, $t_{_{HZ}}$ max is less than $t_{_{LZ}}$ min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low CS1, a high CS2, a low WE and a low LB or a low UB. A write begins at the latest transition among CS1 going low, CS2 going high, WE going low and LB going low or UB going low. A write ends at the earliest transition among CS1 going high, CS2 going low, WE going high and LB going high or UB going high. t_{wP} is measured from the beginning of write to the end of write.
- 5. $t_{_{CW}}$ is measured from the later of CS1 going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. $t_{_{WR}}$ is measured from the earliest of CS1 or WE going high or CS2 going low to the end of write cycle.


Timing Waveform

Read Cycle




Write Cycle (1) (WE Clock)





Write Cycle (2) (CS1, CS2 Clock, OE = $V_{_{IH}}$)



Write Cycle (3) (LB, UB Clock, $OE = V_{IH}$)

Low $V_{\rm cc}$ Data Retention Characteristics

$(Ta = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Min	Typ* ⁴	Мах	Unit	Test conditions* ³
$V_{\rm cc}$ for data retention	V _{dr}	1.0		2.2	V	$ \begin{array}{l} \mbox{Vin} \geq 0 \ \mbox{V} \\ (1) \ \ 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
Data retention current	I codr		0.5	25	μΑ	$ \begin{array}{l} V_{cc} = 1.5 \ V, \ Vin \geq 0 \ V \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS2 \geq V_{cc} - 0.2 \ V, \\ \ CS1 \geq V_{cc} - 0.2 \ V \ or \\ (3) \ LB = UB \geq V_{cc} - 0.2 \ V, \\ \ CS2 \geq V_{cc} - 0.2 \ V, \\ \ CS1 \leq 0.2 \ V \\ \ Average \ value \end{array} $
	CCDR *2		0.5	8	μΑ	
Chip deselect to data retention time	$t_{_{CDR}}$	0			ns	See retention waveforms
Operation recovery time	t _R	5		_	ms	


Notes: 1. This characteristic is guaranteed only for L-version.

2. This characteristic is guaranteed only for L-SL version.


3. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, LB, UB buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, LB, UB, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 \ge V_{cc} – 0.2 V or 0 V \le CS2 \le 0.2 V. The other input levels (address, WE, OE, LB, UB, I/O) can be in the high impedance state.

4. Typical values are at V_{cc} = 1.5 V, Ta = +25°C and not guaranteed.






Low $V_{\rm CC}$ Data Retention Timing Waveform (2) (CS2 Controlled)




Low $V_{\rm cc}$ Data Retention Timing Waveform (3) (LB, UB Controlled)



Package Dimensions

HM62A16100LBPI Series (TBP-48F)



RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury. fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials or (in) prevenuon against any martunction or misnap.
 Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation ass Technology Corporation or an authorized Renesas Technology Corporation or an authorized Renesas Technology Corporation product information for the latest product information before purchasing a product listed herein.

Contact Refeasa Technology Corporation or an authorized Refeasa Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
6. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained merein.
7. If these products or technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
8. The prior written approval of Renesas Technology Corporation responsibility for programs in the cost response for the spanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approval destination.
<l



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0

Rev.0.01, Jun.02.2003, page 17 of 17

RENESAS