Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



Cautions

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better
and more reliable, but there is always the possibility that trouble may occur with them. Trouble with
semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate
measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or
(iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit)



ADE-203-1249C(Z) Preliminary Rev. 0.3 Mar. 13, 2003

Description

The Hitachi HM62V16100I Series is 16-Mbit static RAM organized 1-Mword \times 16-bit. HM62V16100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It has the package variations of 48-bump chip size package with 0.75 mm bump pitch and 48-pin plastic TSOPI for high density surface mounting.

Features

Single 3.0 V supply: 2.7 V to 3.6 V
Fast access time: 45/55 ns (max)

• Power dissipation:

Active: 9 mW/MHz (typ)Standby: 1.5 μW (typ)

• Completely static memory.


- No clock or timing strobe required
- · Equal access and cycle times
- Common data input and output.
 - Three state output
- Battery backup operation.
 - 2 chip selection for battery backup
- Temperature range: −40 to +85°C

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.

Ordering Information

Type No.	Access time	Package
HM62V16100LTI-4	45 ns	48-pin plastic TSOPI (normal-bend type) (TFP-48DA)
HM62V16100LTI-4SL	45 ns	
HM62V16100LTI-5	55 ns	
HM62V16100LTI-5SL	55 ns	
HM62V16100LBPI-4	45 ns	48-bump CSP with 0.75 mm bump pitch (TBP-48F)
HM62V16100LBPI-4SL	45 ns	
HM62V16100LBPI-5	55 ns	
HM62V16100LBPI-5SL	55 ns	


Pin Arrangement



Pin Description (TSOP)

Pin name	Function
A0 to A19	Address input (word mode)
A-1 to A19	Address input (byte mode)
I/O0 to I/O15	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
LB	Lower byte select
ŪB	Upper byte select
BYTE	Byte enable
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection
NU*1	Not used (test mode pin)

Note: 1. This pin should be connected to a ground (V_{SS}), or not be connected (open).




Pin Description (CSP)


Pin name	Function
A0 to A19	Address input
I/O0 to I/O15	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
LB	Lower byte select
ŪB	Upper byte select
V _{cc}	Power supply
V _{SS}	Ground
NU*1	Not used (test mode pin)

Note: 1. This pin should be connected to a ground (V_{SS}), or not be connected (open).

Block Diagram (TSOP)



Block Diagram (CSP)



Operation Table (TSOP)

Byte mode

CS1	CS2	WE	OE	UB	LB	BYTE	I/00 to I/07	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	L	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	×	×	L	Dout	High-Z	A-1	Read
L	Н	L	×	×	×	L	Din	High-Z	A-1	Write
L	Н	Н	Н	×	×	L	High-Z	High-Z	High-Z	Output disable

Note: $H: V_{IH}, L: V_{IL}, \times: V_{IH} \text{ or } V_{IL}$

Word mode

CS1	CS2	WE	OE	UB	LB	BYTE	I/O0 to I/O7	I/O8 to I/O14	I/O15	Operation
Н	×	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	L	×	×	×	×	Н	High-Z	High-Z	High-Z	Standby
×	×	×	×	Н	Н	Н	High-Z	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Н	Dout	Dout	Dout	Read
L	Н	Н	L	Н	L	Н	Dout	High-Z	High-Z	Lower byte read
L	Н	Н	L	L	Н	Н	High-Z	Dout	Dout	Upper byte read
L	Н	L	×	L	L	Н	Din	Din	Din	Write
L	Н	L	×	Н	L	Н	Din	High-Z	High-Z	Lower byte write
L	Н	L	×	L	Н	Н	High-Z	Din	Din	Upper byte write
L	Н	Н	Н	×	×	Н	High-Z	High-Z	High-Z	Output disable

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Operation Table (CSP)

CS1	CS2	WE	ŌΕ	UB	LB	I/O0 to I/O7	I/O8 to I/O15	Operation
Н	×	×	×	×	×	High-Z	High-Z	Standby
×	L	×	×	×	×	High-Z	High-Z	Standby
×	×	×	×	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	×	L	L	Din	Din	Write
L	Н	L	×	Н	L	Din	High-Z	Lower byte write
L	Н	L	×	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	×	×	High-Z	High-Z	Output disable

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V _{ss}	V _{cc}	-0.5 to + 4.6	V
Terminal voltage on any pin relative to V _{ss}	V _T	-0.5^{*1} to V _{CC} + 0.3^{*2}	V
Power dissipation	P _T	1.0	W
Storage temperature range	Tstg	-55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1. V_T min: -2.0 V for pulse half-width ≤ 10 ns.

2. Maximum voltage is +4.6 V.

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V _{cc}	2.7	3.0	3.6	V	
	V _{ss}	0	0	0	V	
Input high voltage	V _{IH}	2.2		V _{cc} + 0.3	V	
Input low voltage	V_{IL}	-0.3	_	0.6	V	1
Ambient temperature range	Та	-40	_	85	°C	

Note: 1. V_{IL} min: -2.0 V for pulse half-width ≤ 10 ns.

DC Characteristics

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions*2
Input leakage current	I _{LI}	_	_	1	μΑ	$Vin = V_{SS}$ to V_{CC}
Output leakage current	I _{LO}	_		1	μА	
Operating current	I _{cc}	_	_	20	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}},$ Others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$
Average operating current	I _{cc1} (READ)	_	22	35	mA	$\begin{split} &\text{Min. cycle, } \underbrace{\text{duty}} = 100\%, \\ &I_{\text{I/O}} = 0 \text{ mA, } \overline{\text{CS1}} = V_{\text{IL}}, \text{CS2} = V_{\text{IH}}, \\ &\overline{\text{WE}} = V_{\text{IH}}, \text{Others} = V_{\text{IH}}/V_{\text{IL}} \end{split}$
	I _{cc1}	_	30	50	mA	Min. cycle, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS1}$ = V_{IL} , $CS2$ = V_{IH} , Others = V_{IH}/V_{IL}
	I _{CC2} * ⁵ (READ)	_	3	8	mA	Cycle time = 70 ns, duty = 100% , $I_{I/O} = 0$ mA, $\overline{CS1} = V_{IL}$, $CS2 = V_{IH}$, $\overline{WE} = V_{IH}$, Others = V_{IH}/V_{IL} Address increment scan or decrement scan
	I _{CC2} *5	_	20	30	mA	Cycle time = 70 ns, duty = 100%, $I_{I/O}$ = 0 mA, $\overline{CS1}$ = V_{IL} , $\overline{CS2}$ = V_{IH} , Others = V_{IH}/V_{IL} Address increment scan or decrement scan
	I _{cc3}	_	3	8	mA	$\begin{split} & \text{Cycle time} = 1 \ \mu\text{s, duty} = 100\%, \\ & I_{\text{I/O}} = 0 \ \text{mA}, \ \overline{\text{CS1}} \leq 0.2 \ \text{V}, \\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \\ & \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \\ & \text{V}_{\text{IL}} \leq 0.2 \ \text{V} \end{split}$
Standby current	I _{SB}	_	0.1	0.5	mA	CS2 = V _{IL}
Standby current	I _{SB1} *3	_	0.5	25	μА	$\begin{array}{l} 0 \ V \leq V in \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{\rm CC} - 0.2 \ V, \\ CS2 \geq V_{\rm CC} - 0.2 \ V \ or \\ (3) \ \overline{LB} = \overline{UB} \geq V_{\rm CC} - 0.2 \ V, \\ CS2 \geq V_{\rm CC} - 0.2 \ V, \\ \overline{CS1} \leq 0.2 \ V \\ Average \ value \end{array}$
	I _{SB1} *4		0.5	8	μΑ	
Output high voltage	V _{OH}	2.4	_	_	V	$I_{OH} = -1 \text{ mA}$
	V _{OH}	$V_{\rm CC}-0.2$! —	_	V	$I_{OH} = -100 \mu A$
Output low voltage	V_{OL}	_	_	0.4	V	$I_{OL} = 2 \text{ mA}$
	V_{OL}		—	0.2	V	$I_{OL} = 100 \mu A$

Notes: 1. Typical values are at V_{CC} = 3.0 V, Ta = +25°C and not guaranteed.

2. BYTE pin supported by only TSOP type.

 $\overline{\text{BYTE}} \ge V_{\text{CC}} - 0.2 \text{ V or } \overline{\text{BYTE}} \le 0.2 \text{ V}$

- 3. This characteristic is guaranteed only for L-version.
- 4. This characteristic is guaranteed only for L-SL version.
- 5. I_{CC2} is the value measured while the valid address is increasing or decreasing by one bit. Word mode: LSB (least significant bit) is A0.

Byte mode: LSB (least significant bit) is A-1.

Capacitance (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	_	8	pF	Vin = 0 V	1
Input/output capacitance	C _{I/O}	_	_	10	pF	V _{I/O} = 0 V	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to +85°C, $V_{CC} = 2.7$ V to 3.6 V, unless otherwise noted.)


Test Conditions

• Input pulse levels: $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.4 \text{ V}$

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.4 V

• Output load: See figures (Including scope and jig)



Read Cycle

		HM62	V16100I				
		-4		-5			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	45	_	55	_	ns	
Address access time	t _{AA}	_	45	_	55	ns	
Chip select access time	t _{ACS1}		45	_	55	ns	
	t _{ACS2}		45	_	55	ns	
Output enable to output valid	t _{OE}	_	30	_	35	ns	
Output hold from address change	t _{oh}	10	_	10	_	ns	
LB, UB access time	t _{BA}		45	_	55	ns	
Chip select to output in low-Z	t _{CLZ1}	10	_	10	_	ns	2, 3
	t _{CLZ2}	10	_	10	_	ns	2, 3
LB, UB enable to low-Z	t _{BLZ}	5	_	5	_	ns	2, 3
Output enable to output in low-Z	t _{OLZ}	5	_	5	_	ns	2, 3
Chip deselect to output in high-Z	t _{CHZ1}	0	20	0	20	ns	1, 2, 3
	t _{CHZ2}	0	20	0	20	ns	1, 2, 3
LB, UB disable to high-Z	t _{BHZ}	0	15	0	20	ns	1, 2, 3
Output disable to output in high-Z	t _{OHZ}	0	15	0	20	ns	1, 2, 3

Write Cycle

НΝ	ハらつい	V161	nnı

						_	
		-4		-5			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{wc}	45	_	55	_	ns	
Address valid to end of write	t _{AW}	45	_	50	_	ns	
Chip selection to end of write	t _{cw}	45	_	50	_	ns	5
Write pulse width	t _{wP}	35	_	40	_	ns	4
LB, UB valid to end of write	t _{BW}	45	_	50	_	ns	
Address setup time	t _{AS}	0		0	_	ns	6
Write recovery time	t _{wR}	0	_	0	_	ns	7
Data to write time overlap	t _{DW}	25	_	25	_	ns	
Data hold from write time	t _{DH}	0	_	0		ns	
Output active from end of write	t _{ow}	5		5	_	ns	2
Output disable to output in high-Z	t _{OHZ}	0	15	0	20	ns	1, 2
Write to output in high-Z	t_{WHZ}	0	15	0	20	ns	1, 2

Byte Control


		HM62V16100I					
		-4		-5			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
BYTE setup time	t _{BS}	5	_	5	_	ms	8
BYTE recovery time	t _{BR}	5	_	5	_	ms	8

Notes: 1. t_{CHZ} , t_{OHZ} , t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, $t_{\rm HZ}$ max is less than $t_{\rm LZ}$ min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low \(\overline{\text{CS1}}\), a high CS2, a low \(\overline{\text{WE}}\) and a low \(\overline{\text{LB}}\) or a low \(\overline{\text{UB}}\). A write begins at the latest transition among \(\overline{\text{CS1}}\) going low, CS2 going high, \(\overline{\text{WE}}\) going low and \(\overline{\text{LB}}\) going low or \(\overline{\text{UB}}\) going low. A write ends at the earliest transition among \(\overline{\text{CS1}}\) going high, CS2 going low, \(\overline{\text{WE}}\) going high and \(\overline{\text{LB}}\) going high or \(\overline{\text{UB}}\) going high. t_{\overline{\text{WP}}\) is measured from the beginning of write to the end of write.}
- 5. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. t_{WR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
- 8. Byte control supported by only TSOP type.

Timing Waveform


Read Cycle*1




Write Cycle $(1)^{*1}$ (WE Clock)




Write Cycle (2)* 1 ($\overline{CS1}$, CS2 Clock, $\overline{OE} = V_{IH}$)



Write Cycle (3)* 1 (\overline{LB} , \overline{UB} Clock, $\overline{OE} = V_{IH}$)



Byte Control (TSOP)




Low V_{CC} **Data Retention Characteristics** (Ta = -40 to +85°C)

Parameter	Symbol	Min	Typ*⁵	Max	Unit	Test conditions*3,4
V _{cc} for data retention	V_{DR}	1.5	_	3.6	V	$\begin{array}{l} \mbox{Vin} \geq 0 \ \mbox{V} \\ \mbox{(1)} \ \ 0 \ \mbox{V} \leq \mbox{CS2} \leq 0.2 \ \mbox{V or} \\ \mbox{(2)} \ \ \underline{CS2} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V}, \\ \mbox{\hline CS1} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V or} \\ \mbox{(3)} \ \ \overline{LB} = \overline{\mbox{UB}} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V}, \\ \mbox{CS2} \geq \mbox{V}_{\rm CC} - 0.2 \ \mbox{V}, \\ \mbox{\hline CS1} \leq 0.2 \ \mbox{V} \end{array}$
Data retention current	I _{CCDR} *1	_	0.5	25	μА	$\begin{array}{c} V_{\rm CC} = 3.0 \; \text{V}, \; \text{Vin} \geq 0 \; \text{V} \\ \text{(1)} \; \; 0 \; \text{V} \leq \text{CS2} \leq 0.2 \; \text{V} \; \text{or} \\ \text{(2)} \; \; \frac{\text{CS2}}{\text{CS1}} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS1} \geq V_{\rm CC} - 0.2 \; \text{V} \; \text{or} \\ \text{(3)} \; \; \overline{\text{LB}} = \overline{\text{UB}} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS2} \geq V_{\rm CC} - 0.2 \; \text{V}, \\ \hline \text{CS1} \leq 0.2 \; \text{V} \\ \text{Average value} \end{array}$
	I _{CCDR} *2	_	0.5	8	μΑ	
Chip deselect to data retention time	t _{CDR}	0	_		ns	See retention waveforms
Operation recovery time	t _R	5	_		ms	


Notes: 1. This characteristic is guaranteed only for L-version.

- 2. This characteristic is guaranteed only for L-SL version.
- 3. $\overline{\text{BYTE}}$ pin supported by only TSOP type. $\overline{\text{BYTE}} \ge V_{CC} 0.2 \text{ V}$ or $\overline{\text{BYTE}} \le 0.2 \text{ V}$
- 4. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, LB, UB buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, LB, UB, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ V_{cc} 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, LB, UB, I/O) can be in the high impedance state.
- 5. Typical values are at $V_{cc} = 3.0 \text{ V}$, Ta = +25°C and not guaranteed.


Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)



Low V_{CC} Data Retention Timing Waveform (2) (CS2 Controlled)




Low V_{CC} Data Retention Timing Waveform (3) (\overline{LB} , \overline{UB} Controlled)




Package Dimensions

HM62V16100LTI Series (TFP-48DA)



HM62V16100LBPI Series (TBP-48F)



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

ITACH

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URI http://www.hitachisemiconductor.com/

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose.CA 95134 Tel: <1> (408) 433-1990 Maidenhead

Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Fax: <1>(408) 433-0223 Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

> Hitachi Europe GmbH Electronic Components Group Dornacher Str 3 D-85622 Feldkirchen Postfach 201, D-85619 Feldkirchen Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318 Tel: <65>-6538-6533/6538-8577 Fax: <65>-6538-6933/6538-3877 URL: http://semiconductor.hitachi.com.sg Tel: <852>-2735-9218

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180

Telex: 23222 HAS-TP URL: http://semiconductor.hitachi.com.tw

> Copyright @Hitachi, Ltd., 2002. All rights reserved. Printed in Japan. Colophon 7.0

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower

World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Fax: <852>-2730-0281

URL: http://semiconductor.hitachi.com.hk

