7630 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7630 group is a single chip 8-bit microcomputer designed with CMOS silicon gate technology.

Being equipped with a CAN (Controller Area Network) module circuit, the microcomputer is suited to drive automotive equipments. The CAN module complies with CAN specification version 2.0, part B and allows priority-based message management.

In addition to the microcomputers simple instruction set, the ROM, RAM and I/O addresses are placed in the same memory map to enable easy programming.

The built-in ROM is available as mask ROM or One Time PROM. For development purposes, emulator- and EPROM-type microcomputers are available as well.

FEATURES

- Basic machine-language instructions 71
- Minimum instruction execution time
  (at 10 MHz oscillation frequency) . . . . 0.2 μs
- Memory size
  ROM . . . . .16252 bytes (M37630M4T-XXXFP)
  RAM . . . . .512 bytes (M37630M4T-XXXFP)
- I/O ports
  Programmable I/O ports 35
  Input 1

- Interrupts . . . . 24 sources, 24 vectors
- Timers
  16-bit Timers . . . . 2 channels
  8-bit Timers . . . . 3 channels
- Serial I/Os
  Clock synchronous. . . . . 1 channel
  UART . . . . 1 channel
- CAN module
  (CAN specification version 2.0, part B) . . . . .1 channel
- A-D converter. . . . . 8-bits x 8 channels
- Watchdog timer 1
- Clock Generating Circuit 1
  Built-in with internal feedback resistor
- Power source voltage
  (at 10 MHz oscillation frequency). . . . . 4.0 to 5.5 V
- Power dissipation
  In high-speed mode . . . . 55 mW
  (at 8 MHz oscillation frequency, at 5 V power source voltage)
- Operating temperature range. . . . . −40 to 85 °C
- Package. 44QFP (44P6N-A)

APPLICATION

Automotive controls

PIN CONFIGURATION (TOP VIEW)

Package type: 44P6N-A
44-pin plastic molded QFP

Fig. 1   Pin configuration of M37630M4T–XXXFP

Fig. 2 Functional block diagram

M37630MXT-XXXFP FUNCTIONAL BLOCK DIAGRAM (PACKAGE: 44P6N-A)

Clock output X_{OUT} (16)
Clock input X_{IN} (15)
Reset input $\overline{RESET}$ (13)
V_{CC} (17)
V_{SS} (14)(39)
AV_{SS} (18)

Clock generating circuit

CPU
A (8)
X (8)
Y (8)
S (8)
PC_H (8) PC_L (8)
PS (8)

ROM
RAM
WDT

Timer X (16)
Timer Y (16)
Timer 1 (8)
Timer 2 (8)
Timer 3 (8)
PWM

key on wake up
CAN
UART
Serial I/O
A-D Converter

INT_0, INT_1

P4 (8)
P3 (5)
P2 (8)
P1 (7)
P0 (8)

12 11 10 9 8 7 6 5
4 3 2 1 44
43 42 41 40 38 37 36 35
34 33 32 31 30 29 28
19
27 26 25 24 23 22 21 20

V_{REF} input

I/O port P4
I/O port P3
I/O port P2
I/O port P1
I/O port P0

PIN DESCRIPTION

Table 1: Pin description

Pin	Name	Input/Output	Description
V_{CC}, V_{SS}	Power source voltage		Power supply pins; apply 4.0 to 5.5 V to V_{CC} and 0 V to V_{SS}
AV_{SS}	Analog power source voltage		Ground pin for A-D converter. Connect to V_{SS}
$\overline{RESET}$	Reset input	Input	Reset pin. This pin must be kept at "L" level for more than 2 μs, to enter the reset state. If the crystal or ceramic resonator requires more time to stabilize, extend the "L" level period.
X_{IN}	Clock input	Input	Input and output pins of the internal clock generating circuit. Connect a ceramic or quartz–crystal resonator between the X_{IN} and X_{OUT} pins. When an external clock source is used, connect it to X_{IN} and leave X_{OUT} open.
X_{OUT}	Clock output	Output	
V_{REF}	Reference voltage input	Input	Reference voltage input pin for A-D converter
$P0_0/AN_0$— $P0_7/AN_7$	I/O port P0	I/O	CMOS I/O ports or analog input ports
$P1_1/INT_0$	I/O port P1	Input	CMOS input port or external interrupt input port. The active edge (rising or falling) of external interrupts can be selected. This pin will be used as V_{PP} pin during PROM programming of One Time PROM Versions.
$P1_2/INT_1$		I/O	CMOS I/O port or external interrupt input port. The active edge (rising or falling) of external interrupts can be selected.
$P1_3/TX_0$			CMOS I/O port or input pin used in the bi-phase counter mode
$P1_4/CNTR_0$			CMOS I/O port or timer X input pin used for the event counter, pulse width measurement and bi-phase counter mode
$P1_5/CNTR_1$			CMOS I/O port or timer Y input pin used for the event counter, pulse width and pulse period measurement mode
$P1_6/PWM$			CMOS I/O port or PWM output pin used in the PWM mode of timers 2 and 3
$P1_7$			CMOS I/O port
$P2_0/S_{IN}$ $P2_1/S_{OUT}$ $P2_2/\overline{S_{CLK}}$ $P2_3/\overline{S_{RDY}}$	I/O port P2	I/O	CMOS I/O ports or clock synchronous serial I/O pins
$P2_4/UR_XD$ $P2_5/UT_XD$ $P2_6/\overline{U_{RTS}}$ $P2_7/\overline{U_{CTS}}$			CMOS I/O ports or asynchronous serial I/O pins
$P3_0$	I/O port P3	I/O	CMOS I/O port
$P3_1/CTX$			CMOS I/O port or CAN transmit data pin
$P3_2/CRX$			CMOS I/O port or CAN receive data pin
$P3_3$—$P3_4$			CMOS I/O port
$P4_0/KW_0$— $P4_7/KW_7$	I/O port P4	I/O	CMOS I/O ports. These ports can be used for key-on wake-up when configured as inputs.

RENESAS
Renesas Technology Corp.

PART NUMBERING

Product   M37630   M   4   T–   XXX   FP

Package type
FP: 44P6N-A package
FS: 80D0 package

ROM number
Omitted in One Time PROM version (blank) and EPROM version

T: Automotive use

ROM/PROM size
4: 16384 bytes

The first 128 bytes and the last 4 bytes of ROM are reserved areas.
They cannot be used.

Memory type
M: Mask ROM version
E: EPROM or One Time PROM version

Fig. 3   Part numbering

RENESAS
Renesas Technology Corp.

GROUP EXPANSION

Mitsubishi plans to expand the 7630 group as follows:

Memory Type

Support mask ROM, One Time PROM and EPROM versions.

Memory Size

ROM/PROM size . . . . 16 Kbytes

RAM size. . . . . 512 bytes

Package

44P6N-A . . . . .0.8mm-pitch plastic molded QFP

80D0 . . . . .0.8mm-pitch ceramic LCC (EPROM version)


Fig. 4   Memory expansion plan

Currently supported products are listed below:

Table 2: List of supported products   **As of March 1998**

Product	(P)ROM size (bytes) ROM size for User ( )	RAM size (bytes)	Package	Remarks
M37630M4T-XXXFP				Mask ROM version
M37630E4T-XXXFP	16384	512	44P6N-A	One Time PROM version
M37630E4FP	(16252)			One Time PROM version (blank)
M37630E4FS			80D0	EPROM version

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The core of 7630 group microcomputers is the 7600 series CPU. This core is based on the standard instruction set of 740 series; however the performance is improved by allowing to execute the same instructions as that of the 740 series in less cycles. Refer to the 7600 Series Software Manual for details of the instruction set.

CPU Mode Register CPUM

The CPU mode register contains the stack page selection bit and internal system clock selection bit. The CPU mode register is allocated to address 0000_{16}.


CPU mode register (address 0000_{16})

CPUM

Processor mode bits (set these bits to "00")
b1 b0
0 0: Single–chip mode
0 1: Not used
1 0: Not used
1 1: Not used

Stack page selection bit
0 : 0 page
1 : 1 page

Not used ("0" when read, do not write "1")

Internal system clock selection bit
0 : $\phi = f(X_{IN})$ divided by 2 (high–speed mode)
1 : $\phi = f(X_{IN})$ divided by 8 (middle–speed mode)

Not used ("0" when read, do not write "1")

Fig. 5   Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The special function register (SFR) area contains the registers relating to functions such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

ROM is used for storing user's program code as well as the interrupt vector area.

Interrupt Vector Area

The interrupt vector area is for storing jump destination addresses used at reset or when an interrupt is generated.

Zero Page

This area can be accessed most efficiently by means of the zero page addressing mode.

Special Page

This area can be accessed most efficiently by means of the special page addressing mode.

RAM area

RAM size (byte)	Address $XXXX_{16}$
192	$011F_{16}$
256	$015F_{16}$
384	$01DF_{16}$
512	$025F_{16}$
640	$02DF_{16}$
768	$035F_{16}$
896	$03DF_{16}$
1024	$045F_{16}$
1536	$06DF_{16}$
2048	$085F_{16}$

ROM area

ROM size (byte)	Address $YYYY_{16}$	Address $ZZZZ_{16}$
4096	$F000_{16}$	$F080_{16}$
8192	$E000_{16}$	$E080_{16}$
12288	$D000_{16}$	$D080_{16}$
16384	$C000_{16}$	$C080_{16}$
20480	$B000_{16}$	$B080_{16}$
24576	$A000_{16}$	$A080_{16}$
28672	9000_{16}	9080_{16}
32768	8000_{16}	8080_{16}
36864	7000_{16}	7080_{16}
40960	6000_{16}	6080_{16}
45056	5000_{16}	5080_{16}
49152	4000_{16}	4080_{16}
53248	3000_{16}	3080_{16}
57344	2000_{16}	2080_{16}
61440	1000_{16}	1080_{16}

Fig. 6   Memory map diagram

SPECIAL FUNCTION REGISTERS (SFR)

Address	Register	Symbol	Address	Register	Symbol
0000_{16}	CPU mode register	CPUM	0030_{16}	CAN transmit control register	CTRM
0001_{16}	Not used		0031_{16}	CAN bus timing control register 1	CBTCON1
0002_{16}	Interrupt request register A	IREQA	0032_{16}	CAN bus timing control register 2	CBTCON2
0003_{16}	Interrupt request register B	IREQB	0033_{16}	CAN acceptance code register 0	CAC0
0004_{16}	Interrupt request register C	IREQC	0034_{16}	CAN acceptance code register 1	CAC1
0005_{16}	Interrupt control register A	ICONA	0035_{16}	CAN acceptance code register 2	CAC2
0006_{16}	Interrupt control register B	ICONB	0036_{16}	CAN acceptance code register 3	CAC3
0007_{16}	Interrupt control register C	ICONC	0037_{16}	CAN acceptance code register 4	CAC4
0008_{16}	Port P0 register	P0	0038_{16}	CAN acceptance mask register 0	CAM0
0009_{16}	Port P0 direction register	P0D	0039_{16}	CAN acceptance mask register 1	CAM1
$000A_{16}$	Port P1 register	P1	$003A_{16}$	CAN acceptance mask register 2	CAM2
$000B_{16}$	Port P1 direction register	P1D	$003B_{16}$	CAN acceptance mask register 3	CAM3
$000C_{16}$	Port P2 register	P2	$003C_{16}$	CAN acceptance mask register 4	CAM4
$000D_{16}$	Port P2 direction register	P2D	$003D_{16}$	CAN receive control register	CREC
$000E_{16}$	Port P3 register	P3	$003E_{16}$	CAN transmit abort register	CABORT
$000F_{16}$	Port P3 direction register	P3D	$003F_{16}$	Reserved	
0010_{16}	Port P4 register	P4	0040_{16}	CAN transmit buffer register 0	CTB0
0011_{16}	Port P4 direction register	P4D	0041_{16}	CAN transmit buffer register 1	CTB1
0012_{16}	Serial I/O shift register	SIO	0042_{16}	CAN transmit buffer register 2	CTB2
0013_{16}	Serial I/O control register	SIOCON	0043_{16}	CAN transmit buffer register 3	CTB3
0014_{16}	A-D conversion register	AD	0044_{16}	CAN transmit buffer register 4	CTB4
0015_{16}	A-D control register	ADCON	0045_{16}	CAN transmit buffer register 5	CTB5
0016_{16}	Timer 1	T1	0046_{16}	CAN transmit buffer register 6	CTB6
0017_{16}	Timer 2	T2	0047_{16}	CAN transmit buffer register 7	CTB7
0018_{16}	Timer 3	T3	0048_{16}	CAN transmit buffer register 8	CTB8
0019_{16}	Timer 123 mode register	T123M	0049_{16}	CAN transmit buffer register 9	CTB9
$001A_{16}$	Timer XL	TXL	$004A_{16}$	CAN transmit buffer register A	CTBA
$001B_{16}$	Timer XH	TXH	$004B_{16}$	CAN transmit buffer register B	CTBB
$001C_{16}$	Timer YL	TYL	$004C_{16}$	CAN transmit buffer register C	CTBC
$001D_{16}$	Timer YH	TYH	$004D_{16}$	CAN transmit buffer register D	CTBD
$001E_{16}$	Timer X mode register	TXM	$004E_{16}$	Reserved	
$001F_{16}$	Timer Y mode register	TYM	$004F_{16}$	Reserved	
0020_{16}	UART mode register	UMOD	0050_{16}	CAN receive buffer register 0	CRB0
0021_{16}	UART baud rate generator	UBRG	0051_{16}	CAN receive buffer register 1	CRB1
0022_{16}	UART control register	UCON	0052_{16}	CAN receive buffer register 2	CRB2
0023_{16}	UART status register	USTS	0053_{16}	CAN receive buffer register 3	CRB3
0024_{16}	UART transmit buffer register 1	UTBR1	0054_{16}	CAN receive buffer register 4	CRB4
0025_{16}	UART transmit buffer register 2	UTBR2	0055_{16}	CAN receive buffer register 5	CRB5
0026_{16}	UART receive buffer register 1	URBR1	0056_{16}	CAN receive buffer register 6	CRB6
0027_{16}	UART receive buffer register 2	URBR2	0057_{16}	CAN receive buffer register 7	CRB7
0028_{16}	Port P0 pull-up control register	PUP0	0058_{16}	CAN receive buffer register 8	CRB8
0029_{16}	Port P1 pull-up control register	PUP1	0059_{16}	CAN receive buffer register 9	CRB9
$002A_{16}$	Port P2 pull-up control register	PUP2	$005A_{16}$	CAN receive buffer register A	CRBA
$002B_{16}$	Port P3 pull-up control register	PUP3	$005B_{16}$	CAN receive buffer register B	CRBB
$002C_{16}$	Port P4 pull-up/down control register	PUP4	$005C_{16}$	CAN receive buffer register C	CRBC
$002D_{16}$	Interrupt polarity selection register	IPOL	$005D_{16}$	CAN receive buffer register D	CRBD
$002E_{16}$	Watchdog timer register	WDT	$005E_{16}$	Reserved	
$002F_{16}$	Polarity control register	PCON	$005F_{16}$	Reserved	

Fig. 7 Memory map of special register (SFR)

I/O PORTS

The 7630 group has 35 programmable I/O pins and one input pin arranged in five I/O ports (ports P0 to P4). The I/O ports are controlled by the corresponding port registers and port direction registers; each I/O pin can be controlled separately.

When data is read from a port configured as an output port, the port latch's contents are read instead of the port level. A port configured as an input port becomes floating and its level can be read. Data written to this port will affect the port latch only; the port remains floating.

Refer to Structure of port- and port direction registers, Structure of port I/Os (1) and Structure of port I/Os (2).

Port Pi register (i = 0 to 4) (address $0008_{16} + 2 \cdot i$)

Pi

Port Pi_j control bit (j = 0 to 7)
   0 : "L" level
   1 : "H" level

Note : The control bits corresponding to $P1_0$, $P3_5$, $P3_6$ and $P3_7$ are not used ("0" when read, do not write "1").

Port Pi direction register (i = 0 to 4) (address $0009_{16} + 2 \cdot i$)

PiD

Port Pi_j direction control bit (j = 0 to 7)
   0 : Port configured as input
   1 : Port configured as output

Note : The direction control bits corresponding to $P1_0$, $P1_1$, $P3_5$, $P3_6$ and $P3_7$ are not used ("0" when read, do not write "1"). Port direction registers are undefined when read (write only).

Fig. 8   Structure of port- and port direction registers

(1) Ports $P0_0/AN_0$ to $P0_7/AN_7$

(4) Port $P1_3/TX_0$

(2) Port $P1_1/INT_0$

(5) Ports $P1_4/CNTR_0$, $P1_5/CNTR_1$

(3) Port $P1_2/INT_1$

(6) Port $P1_6/PWM$

Fig. 9   Structure of port I/Os (1)

(7) Ports $P1_7$, $P3_0$, $P3_3$, $P3_4$

(8) Port $P2_0/S_{IN}$

(9) Port $P2_1/S_{OUT}$

(10) Port $P2_2/S_{CLK}$

(11) Port $P2_3/\overline{S_{RDY}}$

(12) Ports $P2_4/UR_XD$, $P2_7/\overline{U_{CTS}}$

(13) Ports $P2_5/UT_XD$, $P2_6/\overline{U_{RTS}}$

(*) for $\overline{U_{CTS}}$
(**) for $\overline{U_{RTS}}$

(14) Port $P3_1/CTX$

(15) Port $P3_2/CRX$

(16) Ports $P4_0/KW_0$ to $P4_7/KW_7$

Fig. 10   Structure of port I/Os (2)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Port Pull-up/pull-down Function

Each pin of ports P0 to P4 except $P1_1$ is equipped with a programmable pull-up transistor. $P3_2$/CRX and $P4_0$/KW_0 to $P4_7$/KW_7 are equipped with programmable pull-down transistors as well. The pull-up function of P0 to P3 can be controlled by the corresponding port pull-up control registers (see Structure of port pull-up/down control registers). The pull-up/down function of ports $P3_2$ and P4 can be controlled by the corresponding port pull-up/pull-down registers together with the polarity control register (see Structure of polarity control register).


Port Pi pull-up control register (address 0028_{16} + i) (i = 0, 2)

PUP0, PUP2

Pi_j pull-up transistor control bit (j = 0 to 7)
    0 : Pull-up transistor disabled
    1 : Pull-up transistor enabled

Port P1 pull-up control register (address 0029_{16})

PUP1

Not used ("0" when read, do not write "1")
$P1_j$ pull-up transistor control bit (j = 2 to 7)

Port P3 pull-up control register (address $002B_{16}$)

PUP3

$P3_j$ pull-up transistor control bit (j = 0, 1)
$P3_2$ pull-up/down transistor control bit
$P3_j$ pull-up transistor control bit (j = 3, 4)
Not used ("0" when read, do not write "1")

Port P4 pull-up/down control register (address $002C_{16}$)

PUP4

$P4_j$ pull-up/down transistor control bit (j = 0 to 7)

    0 : Pull-up/down transistor disabled
    1 : Pull-up/down transistor enabled

Fig. 11 Structure of port pull-up/down control registers

Polarity control register (address $002F_{16}$)

PCON

Key-on wake-up polarity control bit
    0 : Low level active
    1 : High level active

CAN module dominant level control bit
    0 : Low level dominant
    1 : High level dominant

Not used (undefined when read)

Fig. 12 Structure of polarity control register

RENESAS
Renesas Technology Corp.

Port Overvoltage Application

When configured as input ports, P1 to P4 may be subjected to overvoltage ($V_I > V_{CC}$) if the input current to the applicable port is limited to the specified values (see "Table 8:"). Use a serial resistor of appropriate size to limit the input current. To estimate the resistor value, assume the port voltage to be V_{CC} at overvoltage condition.

Notes:

- Subjecting ports to overvoltage may effect the supply voltage. Assure to keep V_{CC} and V_{SS} within the target limits.

- Avoid to subject ports to overvoltage causing V_{CC} to rise above 5.5 V.

- The overvoltage condition causing input current flowing through the internal port protection circuits has a negative effect on the ports noise immunity. Therefore, careful and intense testing of the target system's noise immunity is required. Refer to the "countermeasures against noise" of the corresponding users manual.

- Port P0 must not be subjected to overvoltage conditions.

INTERRUPTS

There are 24 interrupts: 6 external, 17 internal, and 1 software.

Interrupt Control

Each interrupt except the BRK instruction interrupt has both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs when the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be cleared or set by software. Interrupt request bits can be cleared by software but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupt requests occur at the same time, the interrupt with the highest priority is accepted first.

Interrupt Operation

Upon acceptance of an interrupt, the following operations are automatically performed.

1. The processing being executed is stopped.
2. The contents of the program counter and processor status register are automatically pushed onto the stack.
3. Concurrently with the push operation, the interrupt jump destination address is read from the vector table into the program counter.
4. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.

Notes on use

When the active edge of an external interrupt (INT_0, INT_1, $CNTR_0$, $CNTR_1$, CWKU or KOI) is changed, the corresponding interrupt request bit may also be set. Therefore, take the following sequence.

(1) Disable the external interrupt which is selected.

(2) Change the active edge in interrupt edge selection register.
   (in the case of $CNTR_0$: Timer X mode register; in the case of $CNTR_1$: Timer Y mode register)

(3) Clear the interrupt request bit to "0".

(4) Enable the external interrupt which is selected.

Table 3: Interrupt vector addresses and priority

| Interrupt source	Priority	Vector Address (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	$FFFB_{16}$	$FFFA_{16}$	At Reset	Non-maskable
Watchdog timer	2	$FFF9_{16}$	$FFF8_{16}$	At Watchdog timer underflow	Non-maskable
INT0	3	$FFF7_{16}$	$FFF6_{16}$	At detection of either rising or falling edge of INT_0 interrupt	External Interrupt (active edge selectable)
INT1	4	$FFF5_{16}$	$FFF4_{16}$	At detection of either rising or falling edge of INT_1 interrupt	External Interrupt (active edge selectable)
CAN successful transmit	5	$FFF3_{16}$	$FFF2_{16}$	At CAN module successful transmission of message	Valid when CAN module is activated and request transmit
CAN successful receive	6	$FFF1_{16}$	$FFF0_{16}$	At CAN module successful reception of message	Valid when CAN module is activated
CAN overrun	7	$FFEF_{16}$	$FFEE_{16}$	If CAN module receives message when receive buffers are full.	Valid when CAN module is activated
CAN error passive	8	$FFED_{16}$	$FFEC_{16}$	When CAN module enters into error passive state	Valid when CAN module is active
CAN error bus off	9	$FFEB_{16}$	$FFEA_{16}$	When CAN module enters into bus off state	Valid when CAN module is active
CAN wake up	10	$FFE9_{16}$	$FFE8_{16}$	When CAN module wakes up via CAN bus	
Timer X	11	$FFE7_{16}$	$FFE6_{16}$	At Timer X underflow or overflow	
Timer Y	12	$FFE5_{16}$	$FFE4_{16}$	At Timer Y underflow	
Timer 1	13	$FFE3_{16}$	$FFE2_{16}$	At Timer 1 underflow	
Timer 2	14	$FFE1_{16}$	$FFE0_{16}$	At Timer 2 underflow	
Timer 3	15	$FFDF_{16}$	$FFDE_{16}$	At Timer 3 underflow	
CNTR0	16	$FFDD_{16}$	$FFDC_{16}$	At detection of either rising or falling edge in $CNTR_0$ input	External Interrupt (active edge selectable)
CNTR1	17	$FFDB_{16}$	$FFDA_{16}$	At detection of either rising or falling edge in $CNTR_1$ input	External Interrupt (active edge selectable)
UART receive	18	$FFD9_{16}$	$FFD8_{16}$	At completion of UART receive	Valid when UART is selected
UART transmit	19	$FFD7_{16}$	$FFD6_{16}$	At completion of UART transmit	Valid when UART is selected
UART transmit buffer empty	20	$FFD5_{16}$	$FFD4_{16}$	At UART transmit buffer empty	Valid when UART is selected
UART receive error	21	$FFD3_{16}$	$FFD2_{16}$	When UART reception error occurs.	Valid when UART is selected
Serial I/O	22	$FFD1_{16}$	$FFD0_{16}$	At completion of serial I/O data transmit and receive	Valid when serial I/O is selected
A-D conversion	23	$FFCF_{16}$	$FFCE_{16}$	At completion of A-D conversion	
Key-on wake-up	24	$FFCD_{16}$	$FFCC_{16}$	At detection of either rising or falling edge of P4 input	External Interrupt (active edge selectable)
BRK instruction	25	$FFCB_{16}$	$FFCA_{16}$	At BRK instruction execution	Non-maskable

Notes 1: Vector addresses contain interrupt jump destination address
2: Reset function in the same way as an interrupt with the highest priority

Fig. 13   Interrupt control

For the external interrupts INT0 and INT1, the active edge causing
the interrupt request can be selected by the INT0 and INT1 interrupt
edge selection bits of the interrupt polarity selection register (IPOL);
please refer to Fig. 14 below.

Fig. 14   Structure of interrupt polarity selection register

Fig. 15   Structure of interrupt request and control registers A, B and C

KEY-ON WAKE-UP

"Key-on wake-up" is one way of returning from a power-down state caused by the STP or WIT instruction. Any terminal of port P4 can be used to generate the key-on wake-up interrupt request. The active polarity can be selected by the key-on wake-up polarity con-

trol bit of PCON (see Fig. 12). If any pin of port P4 has the selected active level applied, the key-on wake-up interrupt request will be set to "1". Please refer to Fig. 16.

key-on wake-up control bit

$P4D_j$
$PUP4_j$

port $P4_j/KW_j$

key-on wake-up interrupt

port $P4_j$ I/O circuit

j = 0 to 7

Fig. 16   Block diagram of key-on wake-up circuit

TIMERS

The 7630 group has five timers: two 16-bit timers and three 8-bit timers . All these timers will be described in detail below.

16-bit Timers

Timers X and Y are 16-bit timers with multiple operating modes. Please refer to Fig. 17.

Fig. 17   Block diagram of timers X and Y (ϕ is internal system clock)

Timer X

Timer X is a 16-bit timer with a 16-bit reload latch supporting the following operating modes:

(1) Timer mode

(2) Bi-phase counter mode

(3) Event counter mode

(4) Pulse width measurement mode

These modes can be selected by the timer X mode register (TXM). In the timer- and pulse width measurement mode, the timer's count source can be selected by the timer X count source selection bits of the timer Y mode register (TYM). Please refer to the Figures below for the TXM and TYM bit assignment.

On read or write access to timer X, note that the high-order and low-order bytes must be accessed in the specific order.

Write method

When writing to the timer X, write the low-order byte first. The data written is stored in a temporary register which is assigned to the same address as TX_L. Next, write the high-order byte. When this is finished, the data is placed in the timer X high-order reload latch and the low-order byte is transferred from its temporary register to the timer X low-order reload latch. Depending on the timer X write control bit, the latch contents are reloaded to the timer immediately (write control bit = "0") or on the next timer underflow (write control bit = "1").

Read method

When reading the timer X, read the high-order byte first. This causes the timer X high- and low-order bytes to be transferred to temporary registers being assigned to the same addresses as TX_H and TX_L. Next, read the low-order byte which is read from the temporary register. This method assures the correct timer value can be read during the timer count operation.

Timer X count stop control

Regardless of the actual operating mode, timer X can be stopped by setting the timer X count stop bit (bit 7 of the timer X mode register) to "1".

```
        7              0
     ┌─┬─┬─┬─┬─┬─┬─┬─┐      Timer X mode register (address 001E₁₆)
     └─┴─┴─┴─┴─┴─┴─┴─┘
                              TXM
```

Timer X data write control bit
    0 : Data is written to latch and timer
    1 : Data is written to latch only

Not used ("0" when read, do not write "1")

Timer X mode bits
  b5 b4
  0 0: Timer mode
  0 1: Bi-phase counter mode
  1 0: Event counter mode
  1 1: Pulse width measurement mode

$CNTR_0$ polarity selection bit
    0 : For event counter mode, rising edge active
       For interrupt request, falling edge active
       For pulse width measurement mode, measure "H" period
    1 : For event counter mode, falling edge active
       For interrupt request, rising edge active
       For pulse width measurement mode, measure "L" period

Timer X stop control bit
    0 : Timer counting
    1 : Timer stopped

Fig. 18　Structure of Timer X mode register

Timer Y

Timer Y is a 16 bit timer with a 16-bit reload latch supporting the following operating modes:
(1)　Timer mode
(3)　Event counter mode
(5)　Pulse period measurement mode
(6)　H/L pulse width measurement mode
These modes can be selected by the timer Y mode register (TYM). In the timer, pulse period- and pulse width measurement modes' the timer's count source can be selected by the timer Y count source selection bits. Please refer to Fig. 19.
On read or write access to timer Y, note that the high-order and low-order bytes must be accessed in a specific order.

Write method

When writing to timer Y, write the low-order byte first. The data written is stored in a temporary register which is assigned to the same address as TY_L. Next, write the high-order byte. When this is finished, the data is placed in the timer Y high-order reload latch and the low-order byte is transferred from its temporary register to the timer Y low-order reload latch.

Read method

When reading the timer Y, read the high-order byte first. This causes the timer Y high- and low-order bytes to be transferred to temporary registers being assigned to the same addresses as TY_H and TY_L. Next, read the low-order byte which is read from the temporary register. This method assures the correct timer value can be read during timer count operation.

Timer Y count stop control

Regardless of the actual operating mode, timer Y can be stopped by setting the timer Y count stop bit (bit 7 of the timer Y mode register) to "1".

Fig. 19 Structure of timer Y mode register (φ is internal system clock)

Operating Modes

(1) Timer mode

This mode is available with timer X and timer Y.
- Count source
  The count source for timer X and Y is the output of the corresponding clock divider. The division ratio can be selected by the timer Y mode register.
- Operation
  Both timers X and Y are down counters. On a timer underflow, the corresponding timer interrupt request bit will be set to "1", the contents of the corresponding timer latches will be reloaded to the counters and counting continues.

(2) Bi-phase counter mode (quadruplicate)

This mode is available with timer X only.
- Count source
  The count sources are $P1_4/CNTR_0$ and the $P1_3/TX_0$ pins.
- Operation
  Timer X will count both rising and falling edges on both input pins (see above). Refer to Timer X bi-phase counter mode operation for the timing chart of the bi-phase counter mode.

The count direction is determined by the edge polarity and level of count source inputs and may change during the count operation. Refer to the table below.

Table 4: Timer X count direction in Bi-phase counter mode

$P1_3/TX_0$	$P1_4/CNTR_0$	Count direction
↑ Edge	L	Up
	H	Down
↓ Edge	L	Down
	H	Up
L	↑ Edge	Down
H		Up
L	↓ Edge	Up
H		Down

On a timer over- or underflow, the corresponding interrupt request bit will be set to "1" and counting continues.

Fig. 20   Timer X bi-phase counter mode operation

(3) Event counter mode

This mode is available with timer X and timer Y.

- Count source
  The count source for timer X is the input signal to the $P1_4/CNTR_0$ pin and for timer Y the input signal to $P1_5/CNTR_1$ pin.
- Operation
  The timer counts down. On a timer underflow, the corresponding timer interrupt request bit will be set to "1", the contents of the corresponding timer latches will be reloaded to the counters and counting continues. The active edge used for counting can be selected by the polarity selection bit of the corresponding pin $P1_4/CNTR_0$ or $P1_5/CNTR_1$. These bits are part of TXM (Structure of Timer X mode register) and TYM (Structure of timer Y mode register (f is internal system clock)) registers.

(4) Pulse width measurement mode

This mode is available with timer X only.

- Count source
  The count source is the output of timer X clock divider. The division ratio can be selected by the timer Y mode register.
- Operation
  The timer counts down while the input signal level on $P1_4/CNTR_0$ matches the active polarity selected by the $CNTR_0$ polarity selection bit of TXM (Structure of Timer X mode register). On a timer underflow, the timer X interrupt request bit will be set to "1", the contents of the timer latches are reloaded to the counters and counting continues. When the input level changes from active polarity (as selected), the $CNTR_0$ interrupt request bit will be set to "1." The measurement result may be obtained by reading timer X during interrupt service.

(5) Pulse period measurement mode

This mode is available with timer Y only.

- Count source
  The count source is the output of timer Y clock divider.

- Operation
  The active edge of input signal to be measured can be selected by $CNTR_1$ polarity selection bit (Fig. 18). When this bit is set to "0", the time between two consecutive falling edges of the signal input to $P1_5/CNTR_1$ pin will be measured, when the polarity bit is set to "1", the time between two consecutive rising edges will be measured.
  The timer counts down. On detection of an active edge of input signal, the contents of the TY counters will be transferred to temporary registers assigned to the same addresses as TY. At the same time, the contents of TY latches will be reloaded to the counters and counting continues. The active edge of input signal also causes the $CNTR_1$ interrupt request bit to be set to "1". The measurement result may be obtained by reading timer Y during interrupt service.

(6) H/L pulse width measurement mode

This mode is available with timer Y only.

- Count source
  The count source is the output of the timer Y's clock divider.

- Operation
  This mode measures both the "H" and "L" periods of a signal input to $P1_5/CNTR_1$ pin continuously. On detection of any edge (rising or falling) of input signal to $P1_5/CNTR_1$ pin, the contents of timer Y counters are stored to temporary registers which are assigned to the same addresses as timer Y. At the same time, the contents of timer Y latches are reloaded to the counters and counting continues. The detection of an edge causes the CNTR1 interrupt request bit to be set to "1" as well. The result of measurement may be obtained by reading timer Y during interrupt service. This read access will address the temporary registers. On a timer underflow, the timer Y interrupt request bit will be set to "1", the contents of timer Y latches will be transferred to the counters and counting continues.

TIMER 1, TIMER 2, TIMER 3

Timers 1 to 3 are 8-bit timers with 8-bit reload latches and one common pre-divider. Timer 1 can operate in the timer mode only, whereas timers 2 and 3 can be used to generate a PWM output signal timing as well. Timers 1 to 3 are down count timers. See Fig. 21.


Fig. 21   Block diagram of timers 1 to 3 (ϕ is internal system clock)

Timer 1

The count source of timer 1 is the output of timer 123 pre-divider. The division ratio of the pre-divider can be selected by the pre-divider division ratio bits of timer 123 mode register (T123M). Refer to Timer 123 mode register configuration (f is internal system clock). On a timer 1 underflow, the timer 1 interrupt request bit will be set to "1".

Writing to timer 1 initializes the latch and counter.

Timers 2 and 3

The count source of timers 2 and 3 can be either the output of the timer 123 pre-divider or the timer 1 underflow. The count source can be selected by the timer count source selection bits of timer 123 mode register (T123M).

Writing to timer 2 register affects the reload latch only or both of the reload latch and counter depending on the timer 2 write control bit of T123M. When the timer write control bit is set to "0", both latch and counter will be initialized simultaneously; when set to "1" only the reload latch will be initialized, on an underflow, the counter will be set to the modified reload value. Writing to timer 3 initializes latch and counter both.

Timer 2 or 3 underflow causes the timer 2 or 3 interrupt request bit to be set to "1".

Fig. 22   Timer 123 mode register configuration (ϕ is internal system clock)

Operating Modes

(1) Timer Mode

This mode is available with timers 1 to 3.

- Count source
  For timer 1, the count source is the output of the corresponding pre-divider. For timers 2 and 3, the count source can be separately selected to be either the pre-divider output or timer 1 underflow.

- Operation
  The timer counts down. On a timer underflow, the corresponding timer interrupt request bit will be set to "1", the contents of the corresponding timer latch will be reloaded to the counter and counting continues.

(2) PWM Mode

This mode is available with timer 2 and 3.

- Count source
  The count source can be separately selected to be either the pre-divider output or timer 1 underflow.

- Operation
  When the PWM-mode is enabled, timer 2 starts counting. As soon as timer 2 underflows, timer 2 stops and timer 3 starts counting. If bit 0 is set, timer 2 determines the low duration and the initial output level is low. Timer 3 determines the high duration. If bit 0 is zero timer 2 determines the high duration and the initial output level is high. In this case timer 3 determines the low duration.

Note: Be sure to configure the $P1_6$/PWM pin as an output port before using PWM mode.

SERIAL I/Os

The serial I/O section of 7630 group consists of one clock synchronous and one asynchronous (UART) interface.

Clock Synchronous Serial I/O (SI/O)

The clock synchronous interface allows full duplex communication based on 8 bit word length. The transfer clock can be selected from an internal or external clock. When an internal clock is selected, a programmable clock divider allows eight different transmission speeds. Refer to Block diagram of clock synchronous I/O (f is internal system clock). The operation of the clock synchronous serial I/O can be configured by the serial I/O control register SIOCON; refer to Fig. 25.


Fig. 23   Block diagram of clock synchronous I/O (ϕ is internal system clock)

(1) Clock synchronous serial I/O operation

Either an internal or external transfer clock can be selected by bit 6 of SIOCON. The internal clock divider can be programmed by bits 0 to 2 of SIOCON. Bit 3 of SIOCON determines whether the double function pins $P2_0$ to $P2_2$ will act as I/O ports or serve as SIO pins. Bit 4 of SIOCON allows the same selection for pin $P2_3$.

When an internal transfer clock is selected, transmission can be triggered by writing data to the SI/O shift register (SIO, address 0012_{16}). After an 8–bit transmission has been completed, the S_{OUT} pin will change to high impedance and the SIO interrupt request bit will be set to "1".

When an external transfer clock is selected, the SIO interrupt request bit will be set to "1" after 8 cycles but the contents of the SI/O shift register continue to be shifted while the transfer clock is being input. Therefore, the clock needs to be controlled externally; the S_{OUT} pin will not change to high impedance automatically.

**Fig. 24   Timing of clock synchronous SI/O function (LSB first selected)**

Fig. 25   Structure of serial I/O control register (ϕ is internal system clock)

Clock Asynchronous Serial I/O (UART)

The UART is a full duplex asynchronous transmit/receive unit. The built-in clock divider and baud rate generator enable a broad range of transmission speeds. Please refer to Block diagram of UART.

(1) Description

The transmit and receive shift registers have a buffer (consisting of high and low order byte) each. Since the shift registers cannot be written to or read from directly, transmit data is written to the transmit buffer and receive data is read from the receive buffer. A transmit or receive operation will be triggered by the transmit enable bit and receive enable bit of the UART control register UCON (see Structure of UART control register). The double function terminals P2$_5$/UT$_X$D, P2$_6$/$\overline{URTS}$ and P2$_4$/UR$_X$D, P2$_7$/$\overline{UCTS}$ will be switched to serve as UART pins automatically.

RENESAS
Renesas Technology Corp.

(2) Baud rate selection

The baud rate of transmission and reception is determined by the setting of the prescaler and the contents of the UART baud rate generator register. It is calculated by: where p is the division ratio of

$$b = \frac{\phi}{16 \cdot p \cdot (n+1)}$$

the prescaler and n is the content of UART baud rate register. The prescalers division ration can be selected by the UART mode register (see below).

UART mode register (UMOD, Structure of UART mode register)

The UART mode register allows to select the transmission and reception format with the following options:

- word length: 7, 8 or 9 bits
- parity: none, odd or even
- stop bits: 1 or 2

It allows to select the prescalers division ratio as well.

UART baud rate generator (UBRG)

This 8 bit register allows to select the baud rate of the UART (see above). Set this register to the desired value before enabling reception or transmission.

UART control register (UCON, Structure of UART control register)

The UART control register consists of four control bits (bit 0 to bit 3) which allow to control reception and transmission.

UART status register (USTS, Structure of UART status register)

The read-only UART status register consists of 7 bits (bit 0 to bit 6) which indicate the operating status of the UART function and various errors.

(3) Handshaking signals

When used as transmitter the UART will recognize the clear-to-send signal via $P2_7/\overline{UCTS}$ terminal for handshaking. When used as receiver it will issue a request-to-send signal through $P2_6/\overline{URTS}$ pin.

Clear-to-send input

When used as a transmitter (transmit enable bit set to "1"), the UART starts transmission after recognizing "L" level on $P2_7/\overline{UCTS}$. After started the UART will continue to transmit regardless of the actual level of $P2_7/\overline{UCTS}$ or status of the transmit enable bit.

Request-to-send output

The UART controls the $P2_6/\overline{URTS}$ output according to the following conditions.

Table 5: Output control conditions

| Condition	$P2_6/\overline{URTS}$
Receive enable bit is set to "1"	"L"
Reception completed during receive enable bit set to "1"	
Start bit (falling edge) detected	"H"
Receive enable bit is set to "0" before reception started	
Hardware reset	
Receive initialization bit is set to "1"	


Fig. 26   Block diagram of UART

UART mode register

UMOD (address 0020_{16})

Not used ("0" when read, do not write "1")

clock divider selection bits
b2 b1
0 0 : ϕ divided by 1
0 1 : ϕ divided by 8
1 0 : ϕ divided by 32
1 1 : ϕ divided by 256

Stop bits selection bit
0 : One stop bit
1 : Two stop bits

Parity selection bit
0 : Even parity
1 : Odd parity

Parity enable bit
0 : Parity disabled
1 : Parity enabled

UART word length selection bits
b7 b6
0 0 : 7 bits
0 1 : 8 bits
1 0 : 9 bits
1 1 : Not used

Fig. 27   Structure of UART mode register

UART control register

UCON (address 0022_{16})

Transmit enable bit
0 : Transmit disabled (an ongoing transmission will be finished correctly)
1 : Transmit enabled

Receive enable bit
0 : Receive disabled (an ongoing reception will be finished correctly)
1 : Receive enabled

Transmission initialization bit
0 : No action
1 : Clear transmit buffer full flag and transmit shifter full flag, set the transmit status register bits and stop transmission

Receive initialization bit
0 : No action
1 : Clear receive status flags and the receive enable bit

Not used ("0" when read, do not write "1")

Fig. 28   Structure of UART control register

RENESAS
Renesas Technology Corp.

UART status register (address 0023_{16})

USTS

Transmit register empty flag
  0 : Register full
  1 : Register empty

Transmit buffer empty flag
  0 : Buffer full
  1 : Buffer empty

Receive buffer full flag
  0 : Buffer full
  1 : Buffer empty

Receive parity error flag
  0 : No parity error detected
  1 : Parity error detected

Receive framing error flag
  0 : No framing error detected
  1 : Framing error detected

Receive overrun flag
  0 : No overrun detected
  1 : Overrun detected

Receive error sum flag
  0 : No error detected
  1 : Error detected

Not used ("0" when read)

Note: this register is read only; writing does not affect its contents.

Fig. 29   Structure of UART status register

CAN MODULE

The CAN (Controller Area Network) interface of the 7630 group complies with the 2.0B specification, enabling reception and transmission of frames with either 11- or 29- bit identifier length. Refer to Fig. 31 for a block diagram of the CAN interface.

The programmer's interface to the CAN module is formed by three status/control registers (Fig. 32, Fig. 33, Fig. 34), two bus timing control registers (Fig. 35 Fig. 36), several registers for acceptance filtering (Fig. 37), the transmit and receive buffer registers (Fig. 38) and one dominant level control bit (Fig. 22).

Baud Rate Selection

A programmable clock prescaler is used to derive the CAN module's basic clock from the internal system clock frequency (ϕ). Bit 0 to bit 3 of the CAN bus timing control register represent the prescaler allowing a division ratio from 1 to 1/16 to be selected. So the CAN module basic clock frequency f_{CANB} can be calculated as follows:

$$f_{CANB} = \frac{\phi}{p+1}$$

where p is the value of the prescaler (selectable from 1 to 15). The effective baud rate of the CAN bus communication depends on the CAN bus timing control parameters and will be explained below.

CAN Bus Timing Control

Each bit-time consists of four different segments (see Fig. 30):
- Synchronization segment (SS),
- Propagation time segment (PTS),
- Phase buffer segment 1 (PBS1) and
- Phase buffer segment 2 (PBS2).

Fig. 30   Bit time of CAN module

The first of these segments is of fixed length (one Time Quantum) and the latter three can be programmed to be 1 to 8 Time Quanta by the CAN bus timing control register 1 and 2 (see Fig. 35 and Fig. 36). The whole bit-time has to consist of minimum 8 and maximum 25 Time Quanta. The duration of one Time Quantum is the cycle time of f_{CANB}. For example, assuming ϕ = 5 MHz, p = 0, one Time Quantum will be 200 ns long. This allows the maximum transmission rate of 625 kb/s to be reached (assuming 8 Time Quanta per bit-time).


**Fig. 31   Block diagram of CAN module**

CAN transmit control register (address 0030_{16})

CTRM

Sleep control bit
   0 : CAN module in normal mode
   1 : CAN module in sleep mode

Reset/configuration control bit
   0 : CAN module in normal mode
   1 : CAN module in configuration mode (plus reset at write)

Port double function control bit
   0 : $P3_1$/CTX serves as I/O port
   1 : $P3_1$/CTX serves as CTX output port

Transmit request bit
   0 : No transmission requested
   1 : Transmission requested
       (write "0" has no effect)

Not used (no operation, "0" when read)

Transmit buffer control bit
   0 : CPU access possible
   1 : No CPU access
       (write "0" has no effect, while CTRM(3) = 1)

Not used (no operation, "0" when read)

Transmit status bit (read only)
   0 : CAN module idle or receiving
   1 : CAN module transmitting

Fig. 32   Structure of CAN transmit control register

Fig. 33   Structure of CAN receive control register

Fig. 34   Structure of CAN transmit abort register

Fig. 35   Structure of CAN bus timing control register 1

Fig. 36   Structure of CAN bus timing control register 2

Acceptance code registers:

name	7							0	address
CAC0	Not used	Not used	Not used	$CSID_{10}$	$CSID_9$	$CSID_8$	$CSID_7$	$CSID_6$	0033_{16}
CAC1	$CSID_5$	$CSID_4$	$CSID_3$	$CSID_2$	$CSID_1$	$CSID_0$	Not used	Not used	0034_{16}
CAC2	Not used	Not used	Not used	Not used	$CEID_{17}$	$CEID_{16}$	$CEID_{15}$	$CEID_{14}$	0035_{16}
CAC3	$CEID_{13}$	$CEID_{12}$	$CEID_{11}$	$CEID_{10}$	$CEID_9$	$CEID_8$	$CEID_7$	$CEID_6$	0036_{16}
CAC4	$CEID_5$	$CEID_4$	$CEID_3$	$CEID_2$	$CEID_1$	$CEID_0$	Not used	Not used	0037_{16}

Select the bit pattern of identifiers which allows to pass acceptance filtering.

Acceptance mask registers:

name	7							0	address
CAM0	Not used	Not used	Not used	$MSID_{10}$	$MSID_9$	$MSID_8$	$MSID_7$	$MSID_6$	0038_{16}
CAM1	$MSID_5$	$MSID_4$	$MSID_3$	$MSID_2$	$MSID_1$	$MSID_0$	Not used	Not used	0039_{16}
CAM2	Not used	Not used	Not used	Not used	$MEID_{17}$	$MEID_{16}$	$MEID_{15}$	$MEID_{14}$	$003A_{16}$
CAM3	$MEID_{13}$	$MEID_{12}$	$MEID_{11}$	$MEID_{10}$	$MEID_9$	$MEID_8$	$MEID_7$	$MEID_6$	$003B_{16}$
CAM4	$MEID_5$	$MEID_4$	$MEID_3$	$MEID_2$	$MEID_1$	$MEID_0$	Not used	Not used	$003C_{16}$

0 : Mask identifier bit (do not care)
1 : Compare identifier bit with acceptance code register bit
(Not used: write to "0")

Fig. 37   Structure of CAN mask and code registers

name	7							0	offset
CTB0, CRB0	Not used	Not used	Not used	SID_{10}	SID_9	SID_8	SID_7	SID_6	0000_{16}
CTB1, CRB1	SID_5	SID_4	SID_3	SID_2	SID_1	SID_0	RTR/SRR	IDE	0001_{16}
CTB2, CRB2	Not used	Not used	Not used	Not used	EID_{17}	EID_{16}	EID_{15}	EID_{14}	0002_{16}
CTB3, CRB3	EID_{13}	EID_{12}	EID_{11}	EID_{10}	EID_9	EID_8	EID_7	EID_6	0003_{16}
CTB4, CRB4	EID_5	EID_4	EID_3	EID_2	EID_1	EID_0	RTR	r1	0004_{16}
CTB5, CRB5	Not used	Not used	Not used	r_0	DLC_3	DLC_2	DLC_1	DLC_0	0005_{16}
CTB6, CRB6	data byte 0								0006_{16}
CTB7, CRB7	data byte 1								0007_{16}
CTB8, CRB8	data byte 2								0008_{16}
CTB9, CRB9	data byte 3								0009_{16}
CTBA, CRBA	data byte 4								$000A_{16}$
CTBB, CRBB	data byte 5								$000B_{16}$
CTBC, CRBC	data byte 6								$000C_{16}$
CTBD, CRBD	data byte 7								$000D_{16}$

Calculate the actual address as follows:

TxD buffer address = 0040_{16} + offset
RxD buffer address = 0050_{16} + offset
(Not used: write to "0")

Fig. 38   Structure of CAN transmission and reception buffer registers
Note 1:   All CAN related SFRs must not be written in "CAN sleep" mode.

A-D CONVERTER

The A-D converter uses the successive approximation method with 8 bit resolution. The functional blocks of the A-D converter are described below. Refer to Block diagram of A-D converter.

Comparison Voltage Generator

The comparison voltage generator divides the voltage between AV_{SS} and V_{REF} by 256, and outputs the divided voltage.

Channel Selector

The channel selector selects one of ports $P0_0/AN_0$ to $P0_7/AN_7$, and inputs its voltage to the comparator.

A-D conversion register AD

The A-D conversion register is a read-only register that stores the result of an A-D conversion. This register must not be read during an A-D conversion.

Fig. 39   Block diagram of A-D converter

A-D control register (Structure of A-D control register)

The A-D control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion. Bit 4 is the V_{REF}/Input switch bit.

```
     7                    0
   ┌─┬─┬─┬─┬─┬─┬─┬─┐
   │ │ │ │ │ │ │ │ │       A-D control register (address 0015₁₆)
   └─┴─┴─┴─┴─┴─┴─┴─┘
                            ADCON
```

A-D control register (address 0015_{16})

ADCON

Analog input pin selection bits

b2 b1 b0
- 0 0 0 : $P0_0/AN_0$
- 0 0 1 : $P0_1/AN_1$
- 0 1 0 : $P0_2/AN_2$
- 0 1 1 : $P0_3/AN_3$
- 1 0 0 : $P0_4/AN_4$
- 1 0 1 : $P0_5/AN_5$
- 1 1 0 : $P0_6/AN_6$
- 1 1 1 : $P0_7/AN_7$

A-D conversion completion bit
- 0 : Conversion in progress
- 1 : Conversion completed

V_{REF}/Input switch bit
- 0 : Off
- 1 : On

Not used ("0" when read, do not write "1")

Fig. 40   Structure of A-D control register

A-D Converter Operation

The comparator and control circuit reference an analog input voltage with the reference voltage, then stores the result in the A-D conversion register. When an A-D conversion is complete, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1". The result of A-D conversion can be obtained from the A-D conversion register, AD (address 0014_{16}).

Note that the comparator is linked to a capacitor, so set $f(X_{IN})$ to 500 kHz or higher during A-D conversion.

WATCHDOG TIMER

The watchdog timer consists of two separate counters: one 7-bit counter (WD_H) and one 4-bit counter (WD_L). Cascading both counters or using the high-order counter allows only to select the time-out from either 524288 or 32768 cycles of the internal clock ϕ. Refer to Fig. 41 and Fig. 42. Both counters are addressed by the same watchdog timer register (WDT). When writing to this register, both counters will be set to the following default values:

• the high-order counter will be set to address $7F_{16}$
• the low-order counter will be set to address F_{16}

regardless of the data written to the WDT register. Reading the watchdog timer register will return the corresponding control bit status, not the counter contents.

Once the WDT register is written to, the watchdog timer starts counting down and the watchdog timer interrupt is enabled. Once it is running, the watchdog timer cannot be disabled or stopped except by reset. On a watchdog timer underflow, a non-maskable watchdog timer interrupt will be requested.

To prevent the system being stopped by STP instruction, this instruction can be disabled by the STP instruction disable bit of WDT register. Once the STP instruction is disabled, it cannot be enabled again except by RESET.


Fig. 41   Block diagram of watchdog timer


Fig. 42   Structure of watchdog timer register (ϕ is internal clock system)

RESET CIRCUIT

The 7630 group is reset according to the sequence shown in Fig. 44. It starts program execution from the address formed by the contents of the addresses $FFFB_{16}$ and $FFFA_{16}$, when the $\overline{RESET}$ pin is held at "L" level for more than 2 μs while the power supply voltage is in the recommended operating condition and then returned to "H" level.

Refer to Fig. 43 for an example of the reset circuit.


Fig. 43   Example of reset circuit

Fig. 44   Reset sequence

Register	Address	Register contents	Register	Address	Register contents
CPU mode reg.	0000_{16}	48_{16}	Timer XH	$001B_{16}$	FF_{16}
Interrupt request reg. A	0002_{16}	00_{16}	Timer YL	$001C_{16}$	FF_{16}
Interrupt request reg. B	0003_{16}	00_{16}	Timer YH	$001D_{16}$	FF_{16}
Interrupt request reg. C	0004_{16}	00_{16}	Timer X mode reg.	$001E_{16}$	00_{16}
Interrupt control reg. A	0005_{16}	00_{16}	Timer Y mode reg.	$001F_{16}$	00_{16}
Interrupt control reg. B	0006_{16}	00_{16}	UART mode reg.	0020_{16}	00_{10}
Interrupt control reg. C	0007_{16}	00_{16}	UART control reg.	0022_{16}	00_{16}
Port P0 reg.	0008_{16}	00_{16}	UART status reg.	0023_{16}	07_{10}
Port P0 direction reg.	0009_{16}	00_{16}	Port P0 pull-up control reg.	0028_{16}	00_{16}
Port P1 reg.	$000A_{16}$	00_{16}	Port P1 pull-up control reg.	0029_{16}	00_{16}
Port P1 direction reg.	$000B_{16}$	00_{16}	Port P2 pull-up control reg.	$002A_{16}$	00_{16}
Port P2 reg.	$000C_{16}$	00_{16}	Port P3 pull-up control reg.	$002B_{16}$	00_{16}
Port P2 direction reg.	$000D_{16}$	00_{16}	Port P4 pull-up/down control reg.	$002C_{16}$	00_{16}
Port P3 reg.	$000E_{16}$	00_{16}	Interrupt polarity selection reg.	$002D_{16}$	00_{16}
Port P3 direction reg.	$000F_{16}$	00_{16}	Watchdog timer reg.	$002E_{16}$	$3F_{16}$
Port P4 reg.	0010_{16}	00_{16}	Polarity control reg.	$002F_{16}$	00_{16}
Port P4 direction reg.	0011_{16}	00_{16}	CAN transmit control reg.	0030_{16}	02_{16}
Serial I/O control reg.	0013_{16}	00_{16}	CAN bus timing control reg. 1	0031_{16}	00_{16}
A-D control reg.	0015_{16}	08_{16}	CAN bus timing control reg. 2	0032_{16}	00_{16}
Timer 1	0016_{16}	FF_{16}	CAN receive control reg.	$003D_{16}$	00_{16}
Timer 2	0017_{16}	01_{16}	CAN transmit abort reg.	$003E_{16}$	00_{16}
Timer 3	0018_{16}	FF_{16}	Processor status reg.	(PS)	04_{16}
Timer 123 mode reg.	0019_{16}	40_{16}	Program counter (high-order byte)	(PCH)	contents of $FFFB_{16}$
Timer XL	$001A_{16}$	FF_{16}	Program counter (low-order byte)	(PCL)	contents of $FFFA_{16}$

Note: The contents of RAM and registers other than the above registers are undefined after reset; thus software initialization is required.

Fig. 45   Internal status of microcomputer after reset

CLOCK GENERATING CIRCUIT

The 7630 group is equipped with an internal clock generating circuit.

Please refer to Fig. 46 for a circuit example using a ceramic resonator or quartz crystal oscillator. For the capacitor values, refer to the manufacturers recommended parameters which depend on each oscillators characteristics. When using an external clock, input it to the X_{IN} pin and leave X_{OUT} open.


Fig. 46   Ceramic resonator circuit   .

Oscillation Control

The 7630 group has two low power modes: the stop and the wait mode.

Stop mode

The microcomputer enters the stop mode by executing the STP instruction. The oscillator stops with the internal clock ϕ at "H" level. Timers 1 and 2 will be cascaded and initialized by their reload latches contents. The count source for timer 1 will be set to $f(X_{IN})/16$.

Oscillation is restarted if an external interrupt is accepted or at reset. When using an external interrupt, the internal clock ϕ remains at "H" level until timer 2 underflows allowing a time-out until the

clock oscillation becomes stable. When using reset, a fixed time-out will be generated allowing oscillation to stabilize.

Wait mode

The microcomputer enters the wait mode by executing the WIT instruction. The internal clock ø stops at "H" level while the oscillator keeps running.

Recovery from wait mode can be done in the same way as from stop mode. However, the time-out period mentioned above is not required to return from wait-mode, thus no such time-out mechanism has been implemented.

Note: Set the interrupt enable bit of the interrupt source to be used to return from stop or wait mode to "1" before executing STP or WIT instruction.

Fig. 47   Block diagram of clock generating circuit

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1 Mask ROM Order Confirmation Form
2 Mark Specification Form
3 Contents of Mask ROM, in EPROM form (three identical copies)

PROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general purpose PROM programmer using a special programming adapter. Set the address of PROM programmer to the user ROM area.

For the programming adapter type name, please refer to the following table:

Table 6: Programming adapter name

MCU type	Package	Programming adapter type
One Time PROM	44P6N-A	PCA7430
EPROM	80D0	PCA7431

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Fig. 48 is recommended to verify programming.

Note on screening:
The screening temperature is far higher than the storage temperature. Never subject the device to 150 °C exceeding 100 hours.

Fig. 48 Programming and testing of One Time PROM version

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 7: ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Conditions	Ratings	Unit
V_{CC}	Power source voltage		All voltages with respect to V_{SS} and output transistors are "off".	−0.3 to 7.0	V
V_I	Input voltage	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$, X_{IN}		−0.3 to V_{CC} + 0.3	V
V_O	Output voltage	$P0_0$—$P0_7$, $P1_2$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, X_{OUT}		−0.3 to V_{CC} + 0.3	V
P_d	Power dissipation		Ta = 25 °C	500	mW
T_{opr}	Operating temperature			−40 to 85	°C
T_{stg}	Storage temperature			−60 to 150	°C

Table 8: RECOMMENDED OPERATING CONDITIONS (V_{CC} = 4.0 to 5.5 V, V_{SS} = AV_{SS} = 0 V, T_a = − 40 to 85 °C unless otherwise noted)

Symbol	Parameter		Limits			Unit
			min.	typ.	max.	
V_{CC}	Power source voltage		4.0	5.0	5.5	V
V_{SS}				0		V
V_{IH}	"H" Input voltage	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$, X_{IN}	$0.8 \cdot V_{CC}$		V_{CC}	V
V_{IL}	"L" Input voltage	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$, X_{IN}	0		$0.2 \cdot V_{CC}$	V
$\sum I_{OH}$ (peak)	"H" sum peak output current	$P0_0$—$P0_7$, $P1_2$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$			−80	mA
$\sum I_{OH}$ (avg)	"H" sum average output current				−40	mA
$\sum I_{OL}$ (peak)	"L" sum peak output current				80	mA
$\sum I_{OL}$ (avg)	"L" sum average output current				40	mA
I_{OH} (peak)	"H" peak output current				−10	mA
I_{OH} (avg)	"H" average output current				−5	mA
I_{OL} (peak)	"L" peak output current				10	mA
I_{OL} (avg)	"L" average output current				5	mA
I_{IO}	input current at overvoltage condition ($V_I > V_{CC}$)	$P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$			1	mA
$\sum I_{IO}$	total input current at overvoltage condition ($V_I > V_{CC}$)	$P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$			16	mA
f(CNTR)	Timer input frequency (based on 50 % duty)	$P1_4/CNTR_0$, $P1_5/CNTR_1$ (except bi-phase counter mode)			$f(X_{IN})/16$	MHz
		$P1_3/TX_0$, $P1_4/CNTR_0$ (bi-phase counter mode)			$f(X_{IN})/32$	MHz
$f(X_{IN})$	Clock input oscillation frequency				10	MHz

RENESAS
Renesas Technology Corp.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 9: ELECTRICAL CHARACTERISTICS   (V_{CC} = 4.0 to 5.5 V, V_{SS} = AV_{SS} = 0 V, T_a = − 40 to 85 °C unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				min.	typ.	max.	
V_{OH}	"H" output voltage	$P0_0$—$P0_7$, $P1_2$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$	I_{OH} = −5 mA	0.8 · V_{CC}			V
V_{OL}	"L" output voltage	$P0_0$—$P0_7$, $P1_2$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$	I_{OL} = 5 mA			2.0	V
V_{T+} − V_{T-}	Hysteresis	$P1_1$/INT_0, $P1_2$/INT_1, $P1_3$/TX_0, $P1_4$/$CNTR_0$, $P1_5$/$CNTR_1$,$P2_0$/S_{IN}, $P2_2$/S_{CLK}, $P2_6$/U_{RTS}, $P2_7$/U_{CTS}, $P3_2$/CRX, $\overline{RESET}$			0.5		V
I_{IH}	"H" input current	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$	V_I = V_{CC}			5	µA
I_{IH}	"H" input current	X_{IN}	V_I = V_{CC}		4		µA
I_{IL}	"L" input current	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$	V_I = V_{SS}			−5	µA
I_{IL}	"L" input current	X_{IN}	V_I = V_{SS}		−4		µA
I_{IH}	"H" input current	$P3_2$, $P4_0$—$P4_7$	V_I = V_{CC} Pull-Down = 'On'	20		200	µA
I_{IL}	"L" input current	$P0_0$—$P0_7$, $P1_1$—$P1_7$, $P2_0$—$P2_7$, $P3_0$—$P3_4$, $P4_0$—$P4_7$, $\overline{RESET}$	V_I = V_{SS} Pull-Up = 'On'	-200		-20	µA
V_{RAM}	RAM hold voltage		When clock stopped	2.0			V

Symbol	Parameter	Test conditions	Limits min.	Limits typ.	Limits max.	Unit
I_{CC}	Power source current	high speed mode, $f(X_{IN})$ = 8MHz, V_{CC} = 5V, output transistors off, CAN module running, ADC running		11.0	18.0	mA
		high speed mode, $f(X_{IN})$ = 8MHz, V_{CC} = 5V, output transistors off, CAN module stopped, ADC running		9.0	16.0	mA
		middle speed mode, $f(X_{IN})$ = 8MHz, V_{CC} = 5V, output transistors off, CAN module running, ADC running		6.0	11.0	mA
		middle speed mode, wait mode, $f(X_{IN})$ = 8MHz, V_{CC} = 5V, output transistors off, CAN module stopped, ADC stopped		2.0		mA
		stop mode, $f(X_{IN})$ = 0MHz, V_{CC} = 5V, T_a = 25°C		0.1	1.0	µA
		stop mode, $f(X_{IN})$ = 0MHz, V_{CC} = 5V, T_a = 85°C			10.0	µA

Table 10: A-D converter characteristics   (V_{CC} = 4.0 to 5.5 V, V_{SS} = AV_{SS} = 0 V, T_a = –40 to 85 °C,   unless otherwise noted)

Symbol	Parameter	Test conditions	Limits min.	Limits typ.	Limits max.	Unit
—	Resolution				8	Bit
—	Absolute accuracy			±1.0	±2.5	LSB
t_{CONV}	Conversion time	high–speed mode	106		108	$t_C(X_{IN})$
		middle–speed mode	424		432	$t_C(X_{IN})$
V_{REF}	Reference input voltage		2.0		V_{CC}	V
I_{REF}	Reference input current	V_{CC} = V_{REF} = 5.12 V		150	200	µA
R_{LADDER}	Ladder resistor value			35		kΩ
I_{IAN}	Analog input current	V_I = V_{SS} to V_{CC}		0.5	5.0	µA

Table 11: Timing requirements

(V_{CC}=4.0 to 5.5 V, V_{SS}=AV_{SS}=0 V, T_a=–40 to 85 °C unless otherwise noted)

Symbol	Parameter	Limits min.	Limits typ.	Limits max.	Unit
t_W(RESET)	Reset input "L" pulse width	2			µs
t_C(X_{IN})	External clock input cycle time	100			ns
t_{WH}(X_{IN})	External clock input "H" pulse width	37			ns
t_{WL}(X_{IN})	External clock input "L" pulse width	37			ns
t_C(CNTR)	CNTR$_0$, CNTR$_1$ input cycle time (except bi-phase counter mode)	1600			ns
	CNTR$_0$ input cycle time (bi-phase counter mode)	2000			ns
t_{WH}(CNTR)	CNTR$_0$, CNTR$_1$ input "H" pulse width (except bi-phase counter mode)	800			ns
	CNTR$_0$ input "H" pulse width (bi-phase counter mode)	1000			ns
t_{WL}(CNTR)	CNTR$_0$, CNTR$_1$ input "L" pulse width (except bi-phase counter mode)	800			ns
	CNTR$_0$ input "L" pulse width (bi-phase counter mode)	1000			ns
t_L(CNTR$_0$-TX$_0$)	Lag of CNTR$_0$ and TX$_0$ input edges (bi-phase counter mode)	500			ns
t_C(TX$_0$)	TX$_0$ input cycle time (bi-phase counter mode)	3200			ns
t_{WH}(TX$_0$)	TX$_0$ input "H" pulse width (bi-phase counter mode)	1600			ns
t_{WL}(TX$_0$)	TX$_0$ input "L" pulse width (bi-phase counter mode)	1600			ns
t_{WH}(INT)	INT$_0$, INT$_1$ input "H" pulse width	460			ns
t_{WL}(INT)	INT$_0$, INT$_1$ input "L" pulse width	460			ns
t_C(S_{CLK})	Serial I/O clock input cycle time	8 · t_C(X_{IN})			ns
t_{WH}(S_{CLK})	Serial I/O clock input "H" pulse width	4 · t_C(X_{IN})			ns
t_{WL}(S_{CLK})	Serial I/O clock input "L" pulse width	4 · t_C(X_{IN})			ns
t_{SU}(S_{IN}–S_{CLK})	Serial I/O input setup time	200			ns
t_H(S_{CLK}–S_{IN})	Serial I/O input hold time	150			ns

Table 12: Switching characteristics $\quad\quad$ (V_{CC} = 4.0 to 5.5 V, V_{SS} = AV_{SS} = 0 V, $\quad$ T_a = –40 to 85 °C, $\quad$ unless otherwise noted)

Symbol	Parameter	Limits			Unit
		min.	typ.	max.	
$t_{WH}(S_{CLK})$	Serial I/O clock output "H" pulse width	$0.5 \cdot t_C(S_{CLK}) - 50$			ns
$t_{WL}(S_{CLK})$	Serial I/O clock output "L" pulse width	$0.5 \cdot t_C(S_{CLK}) - 50$			ns
$t_D(S_{CLK}–S_{OUT})$	Serial I/O output delay time			50	ns
$t_V(S_{CLK}–S_{OUT})$	Serial I/O output valid time	0		50	ns
$t_R(S_{CLK})$	Serial I/O clock output rise time			50	ns
$t_R(CMOS)$	CMOS output rise time		10	50	ns
$t_F(CMOS)$	CMOS output fall time		10	50	ns

Fig. 49 Circuit for measuring output switching characteristics

RENESAS
Renesas Technology Corp.

TIMING DIAGRAM

Fig. 50   Timing diagram

REVISION	DATE	Page		MODIFICATIONS
		New	**Old**	
1.1	10. 98			"CAN controller" is replaced by "CAN module" in whole document.
		11	11	Schematics (8) and (11) are corrected.
		18	18	Replaced: "PUPD$_j$" with "PUP4$_j$"
		26	26	Replaced: "UT$_X$D" with "SOUT" Replaced: "UR$_X$D" with "SIN"
		38	38	Replaced: "FFFB$_H$" with "FFFB$_{16}$" Replaced: "FFFA$_H$" with "FFFA$_{16}$"
		41		Replaced: "44P6N" with "44P6N-A)
(1.2)	13.01.99	43	43	Values changed:Iih(35, 113) to (20, 200) and Iil(-122, -70) to (-200, -20); typical values are removed.
		10	10	Schematic (1) is modified.
		35	35	Fig. 39 is modified.