Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



M37733S4LHP



16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37733S4LHP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O. A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage and the small package.

FEATURES


Number of basi	c instructions	103
●Memory size	RAM	2048 bytes
●Instruction exec	cution time	•
The fastest inst	ruction at 12 MHz frequency.	333 ns
●Single power su	ıpply	2.7–5.5 V
●Low power diss	ipation (At 3 V supply voltage	, 12 MHz frequency)
		10.8 mW (Typ.)
●Interrupts		19 types, 7 levels
■Multiple-function	n 16-hit timer	5 ± 3

●Serial I/O (UART or clock sy	nchronous)3
●10-bit A-D converter	8-channel inputs
●12-bit watchdog timer	
●Programmable input/output	
(ports P4, P5, P6, P7, P8)	
●Clock generating circuit	2 circuits built-in
●Small package	. 80-pin plastic molded fine-pitch QFP
	(80P6D-A:0.5 mm lead pitch)

APPLICATION


Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.











FUNCTIONS OF M37733S4LHP

	Parameter	Functions			
Number of basic instructions		103			
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)			
Memory size	RAM	2048 bytes			
Input/Output ports	P5 – P8	8-bit X 4			
pat catpat posts	P4	5-bit X 1			
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5			
Multi-furiction timers	TB0, TB1, TB2	16-bit X 3			
Serial I/O	·	(UART or clock synchronous serial I/O) X 3			
A-D converter		10-bit X 1 (8 channels)			
Watchdog timer		12-bit X 1			
Interrupte		3 external types, 16 internal types			
Interrupts		Each interrupt can be set to the priority level $(0-7.)$			
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or quartz-crystal oscillator)			
Supply voltage		2.7 – 5.5 V			
Davies discipation		10.8 mW (at 3 V supply voltage, external clock 12 MHz frequency)			
Power dissipation		27 mW (at 5 V supply voltage, external clock 12 MHz frequency)			
Input/Output characteristic	Input/Output voltage	5 V			
input/Output characteristic	Output current	5 mA			
Memory expansion		Maximum 16 Mbytes			
Operating temperature range)	−40 to 85 °C			
Device structure		CMOS high-performance silicon gate process			
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch			





PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc,	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
Vss			
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be
Хоит	Clock output	Output	connected to the XIN pin, and the Xouт pin should be left open.
E	Enable output		When output level of \overline{E} signal is "L", data/instruction read or data write is performed.
BYTE	Bus width selection input	Input	This pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc,	Analog power		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
AVss	source input		
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00/A0 -	Address (low-	Output	Address (A ₀ – A ₇) is output.
P07/A7	order) output		
P10/A8/D8 – P17/A15/D15	output/data (high-order) I/O	I/O	When the BYTE pin is set to "L" and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20/A16/D0 – P27/A23/D7	Address (high- order) output/data (low-order) I/O	I/O	Low-order data (D0 – D7) is input/output or an address (A16 – A23) is output.
P3o/R/W	Read/Write output	Output	"H" indicates the read status and "L" indicates the write status.
P31/BHE	Byte high enable output	Output	"L" is output when an odd-numbered address is accessed.
P3 ₂ /ALE	Address latch enable output	Output	This is used to retrieve only the address from address and data multiplex signal.
P33/HLDA	Hold acknow- ledge output	Output	This outputs "L" level when the microcomputer enters hold state after a hold request is accepted.
HOLD	Hold request input	Input	This is an input pin for HOLD request signal. The microcomputer enters into hold state while this signal is "L".
RDY	Ready input	Input	This is an input pin for $\overline{\text{RDY}}$ signal. The microcomputer enters into ready state while this signal is "L".
P42/ ф 1	Clock output	Output	This pin outputs the clock ϕ 1.
P43 – P47	I/O port P4	I/O	These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input ($\overline{\text{KI}_1} - \overline{\text{KI}_3}$).
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timer A4, input pins for external interrupt input ($\overline{\text{INT}_0} - \overline{\text{INT}_2}$) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ sub output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.





BASIC FUNCTION BLOCKS

The M37733S4LHP has the same functions as the M37733MHBXXXFP except for the following:

- (1) The memory map is different.
- (2) The processor mode is different.
- (3) The reset circuit is different.
- (4) Pulse output port mode of timer A is available.
- (5) The function of ROM area modification is not available.

MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 016 to FFFFFF16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 016 to FF16.

Built-in RAM and control registers for internal peripheral devices are assigned to bank 0₁₆.

Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address

The 2048-byte area allocated to addresses from 8016 to 87F16 is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 016 to 7F16.

A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map





533 (I IEA	adecimal notation)	Address (Hex	adecimal notation)
000000		000040	Count start flag
000001		000041	
000002	Port P0 register	000042	One-shot start flag
00003	Port P1 register	000043	
00004	Port P0 direction register	000044	Up-down flag
00005	Port P1 direction register	000045	
00006	Port P2 register	000046	Timer A0 register
00007	Port P3 register	000047	- India / to register
80000	Port P2 direction register	000048	Timer A1 register
00009	Port P3 direction register	000049	·····og.ote
0000A	Port P4 register	00004A	Timer A2 register
0000B	Port P5 register	00004B	
0000C	Port P4 direction register	00004C	Timer A3 register
0000D	Port P5 direction register	00004D	- India / to register
0000E	Port P6 register	00004E	Timer A4 register
0000F	Port P7 register	00004F	13 11
00010	Port P6 direction register	000050	Timer B0 register
00011	Port P7 direction register	000051	
00012	Port P8 register	000052	Timer B1 register
00013	D + 20 " - 1	000053	
00014	Port P8 direction register	000054	Timer B2 register
00015		000055	
000016		000056	Timer A0 mode register
00017		000057	Timer A1 mode register
00018		000058	Timer A2 mode register
00019		000059	Timer A3 mode register
0001A		00005A	Timer A4 mode register
0001B		00005B	Timer B0 mode register
0001C	Pulse output data register 1	00005C	Timer B1 mode register
0001D	Pulse output data register 0	00005D	Timer B2 mode register
0001E	A-D control register 0	00005E	Processor mode register 0
0001F	A-D control register 1	00005F	Processor mode register 1
00020	A-D register 0	000060	Watchdog timer register
00021		000061	Watchdog timer frequency selection flag
00022	A-D register 1	000062	Waveform output mode register
00023		000063	Reserved area (Note)
00024	A-D register 2	000064	UART2 transmit/receive mode register
00025		000065 000066	UART2 baud rate register (BRG2)
00026 00027	A-D register 3	000067	UART2 transmission buffer register
00027		000067	UART2 transmit/receive control register 0
00028	A-D register 4	000069	UART2 transmit/receive control register 1
00029 0002A		000069 00006A	OAIX12 transmitteceive control register 1
0002A	A-D register 5	00006A	UART2 receive buffer register
0002B		00006C	Oscillation circuit control register 0
0002C	A-D register 6	00006D	Oscillation circuit control register 0 Port function control register
0002B		00006E	Serial transmit control register
0002E	A-D register 7	00006E	Oscillation circuit control register 1
00021	UART 0 transmit/receive mode register	000070	A-D/UART2 trans./rece. interrupt control register
00030	UART 0 baud rate register (BRG0)	000070	UART 0 transmission interrupt control register
00031		000071	UART 0 receive interrupt control register
00032	UART 0 transmission buffer register	000072	UART 1 transmission interrupt control register
00033	UART 0 transmit/receive control register 0	000073	UART 1 receive interrupt control register
00034	UART 0 transmit/receive control register 1	000074	Timer A0 interrupt control register
00035	OAKT O transmittederve control register 1	000075	Timer A1 interrupt control register
00036	UART 0 receive buffer register	000076	Timer A2 interrupt control register
00037	UART 1 transmit/receive mode register	000077	Timer A3 interrupt control register
00038	Š	000078	Timer A4 interrupt control register
	UART 1 baud rate register (BRG1)	000079 00007A	Timer B0 interrupt control register
0003A	UART 1 transmission buffer register		
0003B	LIAPT 1 transmit/reasing control resister 0	00007B	Timer B1 interrupt control register
0003C	UART 1 transmit/receive control register 0	00007C	Timer B2 interrupt control register
00003D	UART 1 transmit/receive control register 1	00007D	INTo interrupt control register
0003E	UART 1 receive buffer register	00007E	INT1 interrupt control register
0003F	1	00007F	INT ₂ /Key input interrupt control register

Fig. 2 Location of internal peripheral devices and interrupt control registers





Pulse output port mode

The pulse motor drive waveform can be output by using plural internal timer A.

Figure 3 shows a block diagram for pulse output port mode. In the pulse output port mode, two pairs of four-bit pulse output ports are used. Whether using pulse output port or not can be selected by waveform output selection bit (bit 0, bit 1) of waveform output mode register (6216 address) shown in Figure 4. When bit 0 of waveform output selection bit is set to "1", RTP10, RTP11, RTP12, and RTP13 are used as pulse output ports, and when bit 1 of waveform output selection bit is set to "1", RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. When bits 1 and 0 of waveform output selection bit are set to "1", RTP10, RTP11, RTP12, and RTP13, and RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. The ports not used as pulse output ports can be used as normal parallel ports, timer input/output or key input interrupt input.

In the pulse output port mode, set timers A0 and A2 to timer mode as timers A0 and A2 are used. Figure 5 shows the bit configuration of timer A0, A2 mode registers in pulse output port mode.

Data can be set in each bit of the pulse output data register corresponding to four ports selected as pulse output ports. Figure 6

shows the bit configuration of the pulse output data register. The contents of the pulse output data register 1 (low-order four bits of 1C16 address) corresponding to RTP10, RTP11, RTP12, and RTP13 is output to the ports each time the counter of timer A2 becomes 000016. The contents of the pulse output data register 0 (low-order four bits of 1D16 address) corresponding to RTP00, RTP01, RTP02, and RTP03 is output to the ports each time the counter of timer A0 becomes 000016.

Figure 7 shows example of waveforms in pulse output port mode. When "0" is written to a specified bit of the pulse output data register, "L" level is output to the corresponding pulse output port when the counter of corresponding timer becomes 000016, and when "1" is written, "H" level is output to the pulse output port.

Pulse width modulation can be applied to each pulse output port. Since pulse width modulation involves the use of timers A1 and A3, activate these timers in pulse width modulation mode.




Fig. 3 Block diagram for pulse output port mode





RTP10, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to "1".

RTP00, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to "1".

The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP00, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is "0", the contents of the pulse output data register 0 is output unchangeably, and when "1", the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit.




Fig. 4 Waveform output mode register bit configuration




Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode




Fig. 6 Pulse output data register bit configuration






Fig. 7 Example of waveforms in pulse output port mode





PROCESSOR MODE

The bits 0 of processor mode register 0 as shown in Figure 8 is used to select which mode of microprocessor mode, and evaluation chip mode

Figure 9 shows functions of P0o/Ao to P47 pins in each mode.

The external memory area also changes when the mode changes. Figure 10 shows the memory map for each mode.

The accessing of the external memory is affected by the BYTE pin, the bit 2 (wait bit) of processor mode register 0, and bit 0 (wait selection bit) of processor mode register 1.

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus width is 8 bits when the level of the BYTE pin is "H", and P2o/A16/D0 to P27/A23/D7 pins become the data I/O pins.

The data bus width is 16 bits when the level of the BYTE pin is "L", and both P20/A16/D0 to P27/A23/D7 pins and P10/A8/D8 to P17/A15/ D15 pins become the data I/O pins.

When accessing the internal memory, the data bus width is always 16 bits regardless of the BYTE pin level.




Fig. 8 Processor mode register bit configuration








Fig. 9 Relationship between pins P0₀/A₀ to P4₇ and processor modes

Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the ϕ 1 output in the microprocessor mode. In the microprocessor mode, signal \overline{E} can also be fixed to "H" when the internal memory area is accessed.



Wait bit

As shown in Figure 11, when the external memory area is accessed with the processor mode register 0 (address 5E₁₆) bit 2 (wait bit) cleared to "0", the access time can be extended compared with no wait (the wait bit is "1").

The access time is extended in two ways and this is selected with bit 0 (wait selection bit) of processor mode register 1 (address 5F16).

When this bit is "1", the access time is 1.5 times compared to that for no wait. When this bit is "0", the access time is twice compared to that for no wait.

At reset, the wait bit and the wait selection bit are "0".

The accessing of internal memory area is performed in no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 10 External memory area for each processor mode




Fig. 11 Relationship between wait bit, wait selection bit, and access time

(1) Microprocessor mode [10]

Microprocessor mode is entered by connecting the CNVss pin to Vcc and starting from reset.

Signal \overline{E} is output from pin \overline{E} and is "L" during the data/instruction code read or data write term. When the internal memory area is read or written, \overline{E} can be fixed to "H" by setting the signal output disable selection bit (bit 6 of oscillation circuit control register 0) to "1".

P00/A0 to P07/A7 pins become address output pins.

P10/A8/D8 to P17/A15/D15 pins have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", P1o/As/D8 to P17/A15/D15 pins function as an address output pin while \overline{E} is "H" and as an odd address data I/O pin while \overline{E} is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L".

When the BYTE pin level is "H", P10/A8/D8 to P17/A15/D15 pins function as an address output pin.

When the BYTE pin level is "L", P2o/A16/D0 to P27/A23/D7 pins function as an address output pin while \overline{E} is "H" and as an even address data I/O pin while \overline{E} is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L".

 $R\overline{\rm /W}$ is a read /write signal which indicates a read when it is "H" and a write when it is "L".

BHE is a byte high enable signal which indicates that an odd address is accessed when it is "L".

Therefore, two bytes at even and odd addresses are accessed simultaneously if address A₀ is "L" and $\overline{\text{BHE}}$ is "L".

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".



M37733S4LHP



16-BIT CMOS MICROCOMPUTER

HLDA is a hold acknowledge signal and is used to notify externally when the microcomputer receives $\overline{\text{HOLD}}$ input and enters hold state. $\overline{\text{HOLD}}$ is a hold request signal. It is an input signal used to put the microcomputer in hold state. $\overline{\text{HOLD}}$ input is accepted when the internal clock φ falls from "H" level to "L" level while the bus is not used. P0o/Ao to P0r/Ar pins, P1o/As/Ds to P1r/A15/D15 pins, P2o/A16/Do to P2r/A23/Dr pins, P3o/R/W pin, and P31/BHE pin are floating while the microcomputer stays in hold state. These pins are floating after one cycle of the internal clock φ later than HLDA signal changes to "L" level. At the removing of hold state, these ports are removed from floating state after one cycle of internal clock φ later than HLDA signal changes to "H" level.

 \overline{RDY} is a ready signal. If this signal goes "L", the internal clock φ stops at "L". \overline{RDY} is used when slow external memory is attached. P42/ φ 1 pin is an output pin for clock φ 1. The φ 1 output is independent of \overline{RDY} and does not stop even when internal clock φ stops because of "L" input to the \overline{RDY} pin. As shown in Table 2, $~\varphi$ 1 output can also be stopped with the signal output disable selection bit "1". In this case, write "1" to the port P42 direction register.

(2) Evaluation chip mode [11]

Evaluation chip mode is entered by applying voltage twice the Vcc voltage to the CNVss pin. This mode is normally used for evaluation tools

The functions of \overline{E} , P0₀/A₀ to P0₇/A₇ pins, R/ \overline{W} , \overline{BHE} , ALE, and \overline{HLDA} are the same as those in microprocessor mode.

P10/As/Ds to P17/A15/D15 pins function as address output pins while \overline{E} is "H" and as data I/O pin \overline{of} odd addresses while E is "L" regardless of the BYTE pin level. However, if an internal memory is read, external data is ignored while \overline{E} is "L". P20/A16/D0 to P27/A23/D7 pins function as address output pins while \overline{E} is "H" and as data I/O pin of even addresses while \overline{E} is "L" when the BYTE pin level is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L". When the BYTE pin level is "H" or 2°Vcc, port P2 functions as an address output pin while \overline{E} is "H" and as data I/O pin of even and odd addresses while \overline{E} is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L".

Port P4 and its data direction which are located at address 0A₁₆ and 0C₁₆ are treated differently in evaluation chip mode. When these

addresses are accessed, the data bus width is treated as 16 bits regardless of the BYTE pin level, and the access cycle is treated as internal memory regardless of the wait bit.

The functions of \overline{HOLD} and \overline{RDY} are the same as those in microprocessor mode. Clock ϕ 1 from P42/ ϕ 1 pin is always output regardless of signal output disable selection bit.

Ports P43 to P46 become MX, QCL, VDA, and VPA output pins respectively. Port P47 becomes the DBC input pin.

The MX signal normally contents of flag m, but the contents of flag x is output if the CPU is using flag x.

QCL is the queue buffer clear signal. It becomes "H" when the instruction queue buffer is cleared, for example, when a jump instruction is executed.

VDA is the valid data address signal. It becomes "H" while the CPU is reading data from data buffer or writing data to data buffer. It also becomes "H" when the first byte of the instruction (operation code) is read from the instruction queue buffer.

VPA is the valid program address signal. It becomes "H" while the CPU is reading an instruction code from the instruction queue buffer. DBC is the debug control signal and is used for debugging. Table 1 shows the relationship between the CNVss pin input levels and processor modes.

Table 1. Relationship between CNVss pin input levels and processor modes

CNVss	Mode	Description
		Microprocessor mode upon starting after reset.
2 • Vcc	 Evaluation chip 	Evaluation chip mode only.

Table 2. Function of signal output disable selection bit CM₆ (bit 6 of oscillation circuit control register 0)

Processor mode	Pin	Function			
1 Tocessor mode	1 ""	CM6 = "0"	CM6 = "1"		
	Ē	E is output when the internal/external memory area is accessed.	E is output only when the external memory area is accessed.		
Microprocessor mode		After WIT/STP instruction is executed, "H" is output.	"L" is output after WIT/STP instruction is executed. * Standby state selection bit (bit 0 of port function control register) must be set to "1".		
	ф 1	Clock φ 1 is output.	"H"or "L" is output. (Output the content of P42 latch.) * Port P42 direction register must be set to "1".		

Note. Functions shown in Table 2 cannot be emulated in a debugger.





RESET CIRCUIT

The microcomputer is released from the reset state when the $\overline{\text{RESET}}$ pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address A23 – A16 to 0016, A15 – A8 to the contents of address FFFF16, and A7 – A0 to the contents of address FFFE16. Figure 12 shows the status of the internal registers during reset. Figure 13 shows an example of a reset circuit. If the stabilized clock

is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. If a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.

	Address		Address
Port P0 direction register	(0416)••• 0016	Watchdog timer frequency selection flag	(6116)
Port P1 direction register	(0516)••• 0016	Waveform output mode register	(6216) 0 0 0 0 0
Port P2 direction register	(0816)••• 0016	UART2 transmit/receive mode register	(6416)
Port P3 direction register	(0916)•••	UART2 transmit/receive control register 0	(6816)
Port P4 direction register	(0C16)••• 0016	UART2 transmit/receive control register 1	(6916)
Port P5 direction register	(0D16)••• 0016	Oscillation circuit control register 0	(6C16)••• 0 0 0 0 0 ···
Port P6 direction register	(1016)••• 0016	Port function control register	(6D16)••• 0016
Port P7 direction register	(1116)••• 0016	Serial transmit control register	(6E16)••• 0 0
Port P8 direction register	(1416)••• 0016	Oscillation circuit control register 1	(6F16)••• 0 0 0 0 0 0
A-D control register 0	(1E ₁₆)•••• 0 0 0 0 0 ? ? ?	A-D/UART2 trans./rece. interrupt control register	(7016)•••
A-D control register 1	(1F ₁₆)••• 0 0 0 1 1 1	UART 0 transmission interrupt control register	r (7116)••• 0 0 0 0
UART 0 transmit/receive mode register	(3016)••• 0016	UART 0 receive interruupt control register	(7216)
UART 1 transmit/receive mode register	(3816)••• 0016	UART 1 transmission interrupt control register	r (7316)••• 0 0 0 0
UART 0 transmit/receive control register 0	(3416)••• 0 0 0 0 1 0 0 0	UART 1 receive interruupt control register	(7416)••• 0 0 0 0
UART 1 transmit/receive control register 0	(3C ₁₆)••• 0 0 0 0 1 0 0 0	Timer A0 interrupt control register	(7516)
UART 0 transmit/receive control register 1	(3516) 0 0 0 0 0 0 1 0	Timer A1 interrupt control register	(7616)
UART 1 transmit/receive control register 1	(3D ₁₆)••• 0 0 0 0 0 0 1 0	Timer A2 interrupt control register	(7716)•••
Count start flag	(4016)••• 0016	Timer A3 interrupt control register	(7816)•••
One- shot start flag	(4216)	Timer A4 interrupt control register	(7916)•••
Up-down flag	(4416)••• 0016	Timer B0 interrupt control register	(7A16)••• 0 0 0
Timer A0 mode register	(5616)••• 0016	Timer B1 interrupt control register	(7B16)•••
Timer A1 mode register	(5716)••• 0016	Timer B2 interrupt control register	(7C16)••• 0 0 0 0
Timer A2 mode register	(5816)••• 0016	INTo interrupt control register	(7D16)••• 0 0 0 0 0 0
Timer A3 mode register	(5916)••• 0016	INT1 interrupt control register	(7E16)••• 0 0 0 0 0 0
Timer A4 mode register	(5A16)••• 0016	INT2/Key input interrupt control register	(7F16)••• 0 0 0 0 0 0
Timer B0 mode register	(5B ₁₆)•••• 0 0 1 0 0 0 0 0	Processor status register (PS)	0 0 0 ? ? 0 0 0 1 ?
Timer B1 mode register	(5C ₁₆)••• 0 0 1 0 0 0 0	Program bank register (PG)	0016
Timer B2 mode register	(5D16)••• 0 0 1 0 0 0 0	Program counter (РСн)	Content of FFFF16
Processor mode register 0	(5E16)••• 0016	Program counter (PCL)	Content of FFFE ₁₆
Processor mode register 1	(5F16)••• 0	Direct page register (DPR)	000016
Watchdog timer register	(60 ₁₆)••• FFF ₁₆	Data bank register (DT)	0016

Fig. 12 Microcomputer internal status during reset








Fig. 13 Example of a reset circuit

ADDRESSING MODES

The M37733S4LHP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37733S4LHP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for details.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to +7	V
AVcc	Analog power source voltage		-0.3 to +7	V
Vı	Input voltage RESET, CNVss, BYTE		-0.3 to +12	V
Vı	Input voltage P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, VREF, XIN, HOLD, RDY		-0.3 to Vcc + 0.3	V
Vo	Output voltage $P00/A0 - P07/A7$, $P10/A8/D8 - P17/A15/D15$, $P20/A16/D0 - P27/A23/D7$, $P30/R/\overline{W}$, $P31/\overline{B}H\overline{E}$, $P32/ALE$, $P33/HL\overline{D}A$, $P42/$ ϕ 1, $P43 - P47$, $P50 - P57$, $P60 - P67$, $P70 - P77$, $P80 - P87$, $XOUT$, \overline{E}		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Ta = 25 °C	200	mW
Topr	Operating temperature		-40 to +85	°C
Tstg	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 2.7 – 5.5 V, Ta = -40 to +85 °C, unless otherwise noted)

Cumbal	Davamatan		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
.,	f(XIN): Operating	2.7		5.5	
Vcc	Power source voltage $f(Xin)$: Stopped, $f(Xcin)$ = 32.768 kHz	2.7		5.5	V
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
VIH	High-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0.8 Vcc		Vcc	V
ViH	High-level input voltage P1o/As/Ds - P17/A15/D15, P2o/A16/Do - P27/A23/D7	0.5 Vcc		Vcc	V
VIL	Low-level input voltage HOLD, RDY, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE, XCIN (Note 3)	0		0.2Vcc	V
VIL	Low-level input voltage P1o/A8/D8 - P17/A15/D15, P2o/A16/D0 - P27/A23/D7	0		0.16Vcc	V
IOH(peak)	High-level peak output current P0o/Ao – P07/A7, P1o/As/D8 – P17/A15/D15, P2o/A16/D0 – P27/A23/D7, P3o/R/Ѿ, P31/BHE, P32/ALE, P33/HLDA, P42/ φ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-10	mA
IOH(avg)	High-level average output current P0o/Ao – P07/A7, P1o/As/D8 – P17/A15/D15, P2o/A16/D0 – P27/A23/D7, P3o/R/W, P31/BHE, P32/ALE, P33/HLDA, P42/ \$\phi\$ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			-5	mA
IOL(peak)	Low-level peak output current P0o/Ao – P0r/Ar, P1o/Ae/Da – P1r/A15/D15, P2o/A16/Do – P2r/A23/D7, P3o/R/W, P31/BHE, P32/ALE, P33/HLDA, P42/ \$\phi\$1, P43, P54 – P57, P6o – P67, P7o – P77, P8o – P87			10	mA
IOL(peak)	Low-level peak output current P44 – P47, P50 – P53			16	mA
IOL(avg)	Low-level average output current P0o/Ao – P07/A7, P1o/Ae/De – P17/A15/D15, P2o/A16/Do – P27/A23/D7, P3o/R/W, P31/BHE, P32/ALE, P33/HLDA, P42/ \$\phi\$ 1, P43, P54 – P57, P6o – P67, P7o – P77, P8o – P87			5	mA
IOL(avg)	Low-level average output current P44 – P47, P50 – P53			12	mA
f(XIN)	Main-clock oscillation frequency (Note 4)			12	MHz
f(XCIN)	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

- 2. The sum of IoL(peak) for ports P0o/Ao P07/A7, P1o/Aa/Da P17/A15/D15, P2o/A16/Do P27/A23/D7, P3o/R/W, P31/BHE, P32/ALE, P33/HLDA and P8 must be 80 mA or less, the sum of IoH(peak) for ports P0o/Ao P07/A7, P1o/Aa/Da P17/A15/D15, P2o/A16/Do P27/A23/D7, P3o/R/W, P31/BHE, P32/ALE, P33/HLDA and P8 must be 80 mA or less, the sum of IoL(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IoH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less.
- 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = "1".
- 4. The maximum value of f(XIN) = 6 MHz when the main clock division selection bit = "1".







ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted)

Symbol	Parameter	Test cond	ditions	N/I:n	Limits	May	Unit	
	High-level output voltage P0o/Ao – P07/A7, P1o/A8/D8 – P17/A15/D15,			Min.	Тур.	Max.		
Vон	P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ \$\phi\$1,	Vcc = 5 V, IOH =	–10 mA	3			V	
	P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	Vcc = 3 V, IOH =	–1 mA	2.5			"	
Vон	High-level output voltage P00/A0 – P07/A7, P10/As/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ ф 1	Vcc = 5 V, IOH =	-400 μΑ	4.7			V	
		Vcc = 5 V, Ioh	= -10 mA	3.1				
Voн	High-level output voltage P30/R/W, P31/BHE, P32/ALE	Vcc = 5 V, IOH =		4.8			V	
		Vcc = 3 V, Ioh	= -1 mA	2.6				
	_	Vcc = 5 V, Ioh	= -10 mA	3.4				
Vон	High-level output voltage E	Vcc = 5 V, IOH =	-400 μA	4.8			V	
		Vcc = 3 V, Ioh	= -1 mA	2.6				
Vol	$\label{eq:low-level output voltage P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15,} $P20/A16/D0 - P27/A23/D7, P33/$HLDA, P42/ $$\phi$ 1,$	Vcc = 5 V, loL =	= 10 mA			2	V	
	P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	Vcc = 3 V, loL =	= 1 mA			0.5	V	
Vol	Low-level output voltage P44 – P47, P50 – P53	Vcc = 5 V, loL =				1.8	V	
		Vcc = 3 V, loL =	= 10 mA			1.5	•	
Vol	Low-level output voltage P0o/Ao – P07/Ar, P1o/As/Ds – P17/A15/D15, P2o/A16/Do – P27/A23/Dr, P33/HLDA, P42/ φ 1	Vcc = 5 V, loL =	= 2 mA			0.45	V	
	Low-level output voltage P3 ₀ /R/W, P3 ₁ /BHE, P3 ₂ /ALE	Vcc = 5 V, loL =				1.9		
Vol		Vcc = 5 V, IoL = 2 mA				0.43	V	
		Vcc = 3 V, loL = 1 mA				0.4	<u> </u>	
	Low-level output voltage E	Vcc = 5 V, IoL = 10 mA				1.6	V	
Vol		Vcc = 5 V, loL = 2 mA				0.4		
		Vcc = 3 V, loL =	= 1 mA			0.4		
Vt+ – Vt–	Hysteresis HOLD, RDY, TA0IN - TA4IN, TB0IN - TB2IN, INTo - INTo, ADTRG, CTSo, CTS1, CTS2, CLKo,	Vcc = 5 V		0.4		1	V	
	CLK1, CLK2, KI0 – KI3	Vcc = 3 V		0.1		0.7		
VT+ – VT–	Hysteresis RESET	Vcc = 5 V		0.2		0.5	V	
V I + - V I -	Hysteresis Reser	Vcc = 3 V		0.1		0.4	V	
VT+ - VT-	Hysteresis Xın	Vcc = 5 V		0.1		0.4	V	
	Trystoresis Ain	Vcc = 3 V		0.06		0.26		
VT+-VT-	Hysteresis Xcın (When external clock is input)	Vcc = 5 V		0.1		0.4	V	
	, , , , , , , , , , , , , , , , , , , ,	Vcc = 3 V		0.06		0.26		
lıн	High-level input current P1o/As/Ds – P17/A15/D15, P2o/A16/Do – P27/A23/D7, P43 – P47,	Vcc = 5 V, V	'ı = 5 V			5	μΑ	
	P50 – P57, P60 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, V	'ı = 3 V			4		
lıL	Low-level input current P1o/As/Ds - P17/A15/D15, P2o/A16/D0 - P27/A23/D7, P43 - P47,	Vcc = 5 V, V	'ı = 0 V			-5	μΑ	
	P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, XIN, RESET, CNVss, BYTE	Vcc = 3 V, V	'ı = 0 V			-4		
		VI = 0 V, without a pull-up	Vcc = 5 V			- 5	μА	
lıL	Low-level input current P54 – P57, P62 – P64	transistor	Vcc = 3 V			-4		
		Vı = 0 V, with a pull-up	Vcc = 5 V	-0.25	-0.5	-1.0	mA	
		transistor	Vcc = 3 V	-0.08	-0.18	-0.35		
VRAM	RAM hold voltage	When clock is sto	pped	2			V	





ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits		Lloit
5,50	- Graniotoi			Min.	Тур.	Max.	Unit
			Vcc = 5 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		5.4	10.8	mA
			Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 6 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1)		3.6	7.2	mA
Icc	Power source current	When external bus is in use, output pins are open, and other pins are Vss.	Vcc = 3 V, f(XIN) = 12 MHz (square waveform), (f(f2) = 0.75 MHz), f(XCIN) = Stopped, in operating		0.5	1.0	mA
			$\label{eq:Vcc} $		6	12	μΑ
	Vcc = 3 V, f(X N) = Stopped, f(XC N) = 32.768 kHz, in operating (Note 3)	$f(X_{IN}) = Stopped,$ $f(X_{CIN}) = 32.768 \text{ kHz},$		40	80	μΑ	
		Vcc = 3 V, f(XIN) = Stopped, f(XCIN) = 32.768 kHz, when a WIT instruction is executed	f(XIN) = Stopped,		3	6	μΑ
			Ta = 25 °C, when clock is stopped			1	μА
			Ta = 85 °C, when clock is stopped			20	μΑ

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop

- 2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
- 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
- **4.** This applies when the XCOUT drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V, Vss = AVss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			l lait
	i didiffetei	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution	VREF = VCC			10	Bits
_	Absolute accuracy	VREF = VCC			± 3	LSB
RLADDER	Ladder resistance	VREF = VCC	10		25	kΩ
tconv	Conversion time		19.6			μS
VREF	Reference voltage		2.7		Vcc	V
VIA	Analog input voltage		0		Vref	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.





TIMING REQUIREMENTS (Vcc = 2.7 - 5.5 V, Vss = 0 V, Ta = -40 to +85 °C, f(XIN) = 12 MHz, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and f(f2) = 6 MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
	i didiffeter	Min.	Max.	Offic
tc	External clock input cycle time (Note 1)	83		ns
tw(H)	External clock input high-level pulse width (Note 2)	33		ns
tw(L)	External clock input low-level pulse width (Note 2)	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of tc = 166 ns.

2. When the main clock division selection bit = "1", values of tw(H) / tc and tw(L) / tc must be set to values from 0.45 through 0.55.

Microprocessor mode

Symbol	Parameter	Liı	mits	Unit
Symbol	Falametei	Min.	Max.	J
tsu(P4D-E)	Port P4 input setup time	200		ns
tsu(P5D-E)	Port P5 input setup time	200		ns
tsu(P6D-E)	Port P6 input setup time	200		ns
tsu(P7D-E)	Port P7 input setup time	200		ns
tsu(P8D-E)	Port P8 input setup time	200		ns
th(E-P4D)	Port P4 input hold time	0		ns
th(E-P5D)	Port P5 input hold time	0		ns
th(E-P6D)	Port P6 input hold time	0		ns
th(E-P7D)	Port P7 input hold time	0		ns
th(E-P8D)	Port P8 input hold time	0		ns
tsu(D-E)	Data input setup time	80		ns
tsu(RDY- ϕ 1)	RDY input setup time	80		ns
tsu(HOLD- ф 1)	HOLD input setup time	80		ns
th(E-D)	Data input hold time	0		ns
th(\$\phi\$ 1-RDY)	RDY input hold time	0		ns
th(\$\phi\$ 1-HOLD)	HOLD input hold time	0		ns





Timer A input (Count input in event counter mode)

Symbol	parameter	Lir	nits	Linit
	parameter	Min.	Max.	Unit
tc(TA)	TAil input cycle time	250		ns
tw(TAH)	TAin input high-level pulse width	125		ns
tw(TAL)	TAin input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	parameter	Limits		Unit
	parameter	Min.	Max.	Offic
tc(TA)	TAiın input cycle time (Note)	666		ns
tw(TAH)	TAiın input high-level pulse width (Note)	333		ns
tw(TAL)	TAin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS."

Timer A input (External trigger input in one-shot pulse mode)

Symbol	parameter	Limits		Unit
	parameter	Min.	Max.	Offic
tc(TA)	TAil input cycle time (Note)	666		ns
tw(TAH)	TAin input high-level pulse width	166		ns
tw(TAL)	TAin input low-level pulse width	166		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS."

Timer A input (External trigger input in pulse width modulation mode)

Symbol	parameter	Lir	Limits Min. Max.	Unit
	parameter	Min.		Offic
tw(TAH)	TAiın input high-level pulse width	166		ns
tw(TAL)	TAil input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	parameter	Limits		Unit
	paramotor	Min.	n. Max.	Offic
tc(UP)	TAiout input cycle time	3333		ns
tw(UPH)	TAiouT input high-level pulse width	1666		ns
tw(UPL)	TAiouT input low-level pulse width	1666		ns
tsu(UP-TiN)	TAiouT input setup time	666		ns
th(T _{IN} -UP)	TAiout input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	parameter	Limits		Unit
	parameter	Min.	Min. Max.	Uill
tc(TA)	TAjın input cycle time	2000		ns
tsu(ТАjın-ТАjоuт)	TAjın input setup time	500		ns
tsu(TAjouт-TAjin)	TAjout input setup time	500		ns





Timer B input (Count input in event counter mode)

Symbol	Parameter	Lir	mits	Linit
Symbol	i aranielei	Min.	Max.	Unit
tc(TB)	TBiin input cycle time (one edge count)	250		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	125		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	125		ns
tc(TB)	TBin input cycle time (both edges count)	500		ns
tw(TBH)	TBin input high-level pulse width (both edges count)	250		ns
tw(TBL)	TBin input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Linit
	i didilicici	Min.	Max.	Unit
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBiın input high-level pulse width (Note)	333		ns
tw(TBL)	TBiin input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(XIN). Refer to "DATA FORMULAS."

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Linit
	i didilicici	Min.	Min. Max.	Unit
tc(TB)	TBin input cycle time (Note)	666		ns
tw(TBH)	TBiın input high-level pulse width (Note)	333		ns
tw(TBL)	TBiln input low-level pulse width (Note)	333		ns

 $\textbf{Note.} \ \, \text{Limits change depending on } f(XIN). \ \, \text{Refer to "DATA FORMULAS."}$

A-D trigger input

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Offic
tc(AD)	ADTRG input cycle time (minimum allowable trigger)	1333		ns
tw(ADL)	ADTRG input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Offic
tc(CK)	CLKi input cycle time	333		ns
tw(CKH)	CLKi input high-level pulse width	166		ns
tw(CKL)	CLKi input low-level pulse width	166		ns
td(C-Q)	TxDi output delay time		100	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	65		ns
th(C-D)	RxDi input hold time	75		ns

External interrupt INTi input, key input interrupt Kli input

Symbol	Parameter	Lir	Unit	
		Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns
tw(KIL)	Kli input low-level pulse width	250		ns





DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits	I I a it	
	1 drameter	Min.	Max.	Unit
tc(TA)	TAil input cycle time	8 X 10° 2 • f(f ₂)		ns
tw(TAH)	TAin input high-level pulse width	4 × 10° 2 • f(f ₂)		ns
tw(TAL)	TAin input low-level pulse width	4 X 10° 2 • f(f ₂)		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits	I India	
	i didilietei	Min.	Max.	Unit
tc(TA)	TAilN input cycle time	8 X 10 ⁹ 2 • f(f ₂)		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits	Unit	
	1 drameter	Min.	Max.	Unit
tc(TB)	TBilN input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
tw(TBH)	TBilN input high-level pulse width	4 X 10° 2 • f(f ₂)		ns
tw(TBL)	TBiln input low-level pulse width	4 × 10 ⁹ 2 • f(f ₂)		ns

Note. f(f2) expresses the clock f2 frequency.

For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".





SWITCHING CHARACTERISTICS

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}, f(Xin) = 12 \text{ MHz}, unless otherwise noted (Note))}$

Microprocessor mode

Symbol	Parameter	Test conditions	Lir	Unit	
Oymbor		1 GSt GOTIGITIONS	Min.	Max.	
td(E-P4Q)	Port P4 data output delay time	Fig. 14		300	ns
td(E-P5Q)	Port P5 data output delay time			300	ns
td(E-P6Q)	Port P6 data output delay time			300	ns
td(E-P7Q)	Port P7 data output delay time			300	ns
td(E-P8Q)	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.




Fig. 14 Measuring circuit for each pin



Microprocessor mode

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to } +85 ^{\circ}\text{C}, f(XIN) = 12 \text{ MHz}, unless otherwise noted (Note 1))}$

Symbol	Parameter	(Note2)	Test	Lir	nits	Link
Symbol	Falaniee	Wait mode		Min.	Max.	Unit
td(An–E)	Address output delay time	No wait Wait 1		20		ns
		Wait 0		182		ns
td(A-E)	Address output delay time	No wait Wait 1		20		ns
ta(/ t /		Wait 0		162		ns
th(E-An)	Address hold time			40		ns
		No wait		40		ns
tw(ALE)	ALE pulse width	Wait 1 Wait 0		123		ns
		No wait		10		no
tsu(A-ALE)	Address output setup time	Wait 1				ns
		Wait 0		93		ns
th(ALE-A)	Address hold time	No wait Wait 1		9		ns
מוויובב יווי		Wait 0	Fig. 14	40		ns
·	ALE output delay time	No wait	-	4		ns
td(ALE-E)		Wait 1 Wait 0		40		ns
td(E-DQ)	Data output delay time	waito			90	ns
th(E-DQ)	Data hold time			40		ns
		No wait		131		ns
tw(EL)	E pulse width	Wait 1 Wait 0		298		ns
tpxz(E-DZ)	Floating start delay time				10	ns
tpzx(E-DZ)	Floating release delay time			53		ns
td(BHE-E)	BHE output delay time	No wait Wait 1		20		ns
	Sing super asia, unio	Wait 0		182		ns
td(R/W-E)	R/W output delay time	No wait Wait 1	1	20		ns
ta(IVVV-L)	NW output delay time	Wait 0		182		ns
th(E-BHE)	BHE hold time	·		33		ns
th(E-R/W)	R/W hold time			33		ns
td(E− φ 1)	φ 1 output delay time			0	30	ns
td(o 1-HLDA)	HLDA output delay time				120	ns

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".





Bus timing data formulas

 $(Vcc = 2.7 - 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -40 \text{ to +85 °C}, f(Xin) = 12 \text{ MHz (Max.)}, unless otherwise noted (Note 1))}$

Parameter		Limits	1	Unit
			Max.	
Address output delay time	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
	Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		ns
Address output delay time	No wait	1 X 10° _ 63		ns
		3 X 10° _ 88		ns
Address hold time		1 X 10 ⁹ _ 43		ns
/ Ida i do i i i i i i i i i i i i i i i i i				
ALE autopuidth	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
ALE pulse width	Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
Address	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
Address output setup time	Wait 0	2 X 10 ⁹ _ 73		ns
Address hold time	No wait	9		ns
	Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
ALE output delay time	No wait	4		ns
	Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
Data output delay time	<u> </u>	. ,	90	ns
Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
	No wait	2 X 10 ⁹ _ 35		ns
E pulse width	Wait 1	4 X 10 ⁹ _ 35		ns
Floating start dolay time	Wait 0	2 3 1(12)	10	ns
Floating start delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$	10	ns
	No wait	1 X 10° - 63		ns
BHE output delay time	Wait 0	3 X 10 ⁹ - 68		ns
R/W output delay time	No wait	1 X 10° _ 63		ns
	Wait 0	3 X 10 ⁹		ns
BHE hold time		1 X 10° _ 50		ns
		2 • f(f2) 1 × 10 ⁹		ns
φ 1 output delay time		2 • f(f ₂)	30	ns
	Address output delay time Address output delay time Address hold time ALE pulse width Address output setup time Address hold time ALE output delay time Data output delay time Data hold time E pulse width Floating start delay time Floating release delay time BHE output delay time BHE output delay time R/W output delay time	Address output delay time Address output delay time Address output delay time Address hold time ALE pulse width Address output setup time Address output setup time Address hold time Alle output delay time Data output delay time Data output delay time E pulse width Floating start delay time Floating release delay time Floating release delay time BHE output delay time RW output delay time BHE output delay time BHE output delay time Floating release delay time BHE output delay time BHE output delay time BHE output delay time RW output delay time BHE hold time RW output delay time BHE hold time RW hold time	Address output delay time No wait 1 × 10° -63	Wait mode Min. Max.


Notes 1. This applies when the main-clock division selection bit = "0".

2. f(f2) expresses the clock f2 frequency.


For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".


























(When wait bit = "1" or "0" in common)



- Vcc = 2.7 5.5 V
- Input timing voltage : VIL = 0.2VCC, VIH = 0.8VCC Output timing voltage : VOL = 0.8 V, VOH = 2.0 V



Microprocessor mode (No wait : When wait bit = "1")




- Vcc = 2.7 5.5 V
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input DmIN : VIL = 0.16Vcc, VIH = 0.5Vcc





Microprocessor mode

(Wait 1: The external memory area is accessed when wait bit = "0" and wait selection bit = "1".)




- Vcc = 2.7 5.5 V
- \bullet Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input Dmin : VIL = 0.16Vcc, VIH = 0.5Vcc



Microprocessor mode

(Wait 0: The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)




- Vcc = 2.7 5.5 V
- Output timing voltage : VoL = 0.8 V, VoH = 2.0 V
- Data input Dmin : VIL = 0.16Vcc, VIH = 0.5Vcc





PACKAGE OUTLINE





MEMO

M37733S4LHP



16-BIT CMOS MICROCOMPUTER

MEMO



M37733S4LHP

Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- contained in these materials.
- contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the
- approved destination
- approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

