

October 1997 Revised November 2002

#### 74VCX16374

# Low Voltage 16-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable  $(\overline{OE})$  are common to each byte and can be shorted together for full 16-bit operation.

The 74VCX16374 is designed for low voltage (1.2V to 3.6V)  $\rm V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74VCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.2V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- I too

3.0 ns max for 3.0V to 3.6V  $V_{\rm CC}$ 

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)

±24 mA @ 3.0V V<sub>CC</sub>

- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or power down,  $O\overline{E}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74VCX16374G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74VCX16374MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.


Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**




## **Connection Diagrams**

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
CP <sub>n</sub>	Clock Pulse Input
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	CP <sub>1</sub>	NC	I <sub>0</sub>
В	O <sub>2</sub>	01	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	l <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
E	O <sub>8</sub>	O <sub>7</sub>	GND	GND	I <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	$V_{CC}$	I <sub>11</sub>	I <sub>12</sub>
Н	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	OE <sub>2</sub>	CP <sub>2</sub>	NC	I <sub>15</sub>

#### **Truth Tables**

	Inputs		Outputs
CP <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	O <sub>0</sub> -O <sub>7</sub>
~	L	Н	Н
~	L	L	L
L	L	X	O <sub>0</sub>
Х	Н	Χ	Z

		Inputs		Outputs
	CP <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>
Ī	~	L	Н	Н
	~	L	L	L
	L	L	Χ	$O_0$
	Х	Н	Χ	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance


O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of CP


## **Functional Description**

The 74VCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operations of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.

## **Logic Diagram**





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 4)

#### -0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) Output Voltage (V<sub>O</sub>) Outputs 3-STATED -0.5V to +4.6V

Outputs Active (Note 5) -0.5V to  $V_{CC}$  +0.5V DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_O < 0V$ -50 mA  $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ ±50 mA

DC V<sub>CC</sub> or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA Storage Temperature Range  $(T_{STG})$ 

-65°C to +150°C

#### **Recommended Operating** Conditions (Note 6)

Power Supply

1.2V to 3.6V Operating Input Voltage -0.3V to +3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$ Output in "OFF" State 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$ ±24 mA

 $V_{CC} = 2.3V$  to 2.7V±18 mA  $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA  $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 mA

 $V_{CC} = 1.2V$ ±100 μA Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: IO Absolute Maximum Rating must be observed.

Note 6: Floating or unused inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
			1.2	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
			1.2		0.05 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		I <sub>OH</sub> = −12 mA	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu\text{A}$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu\text{A}$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -2 mA	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V <sub>CC</sub> - 0.2		

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	V
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.05	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.2 - 3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	1.2 - 3.6		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	1.2 - 3.0		110	μΛ
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.2 - 3.6		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	1.2 - 3.6		±20	μΛ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> -0.6V	2.7 - 3.6		750	μΑ

Note 7: Outputs disabled or 3-STATE only.

# AC Electrical Characteristics (Note 8)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^\circ$	C to +85°C	Units	Figure Number
Symbol		Conditions	(V)	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	250			
			$2.5 \pm 0.2$	200			Figures 1, 2
			$1.8 \pm 0.15$	100		ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	80			Figures
			1.2	40			7, 8
t <sub>PHL</sub> ,	Propagation Delay CP to O <sub>n</sub>	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.0		
t <sub>PLH</sub>			$2.5 \pm 0.2$	1.0	3.9		Figures 1, 2
			$1.8 \pm 0.15$	1.5	7.8	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.6		Figures
			1.2	1.5	39		7, 8
t <sub>PZL</sub> ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
t <sub>PZH</sub>			$2.5 \pm 0.2$	1.0	4.6		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	9.2	ns	1, 5, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	18.4		Figures
			1.2	1.5	46		7, 9, 10
t <sub>PLZ</sub> ,	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
t <sub>PHZ</sub>			$2.5 \pm 0.2$	1.0	3.8		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	6.8	ns	1, 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures
			1.2	1.5	34		7, 9, 10
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5			Figures 1, 6
			$1.8 \pm 0.15$	2.5		ns	1,0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	3.0			Figures
			1.2	6			6, 7

## AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°	C to +85°C	Units	Figure
		Conditions	(V)	Min	Max	Units	Number
t <sub>H</sub>	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 1.0	1.0			
			$2.5 \pm 0.2$	1.0			Figures 1, 6
			$1.8 \pm 0.15$	1.0		ns	., 0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			Figures
			1.2	6			6, 7
t <sub>W</sub>	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5			Figures 1, 4
			$1.8 \pm 0.15$	4.0		ns	., .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0			Figures
			1.2	8			4, 7
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5		
t <sub>OSLH</sub>	(Note 9)		$2.5 \pm 0.2$		0.5		
			$1.8 \pm 0.15$		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		
			1.2		1.2		

Note 8: For  $C_L = 50_P F$ , add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> =+25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Oyboi	Taranicio	Conditions	Typical	
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 1.8V, 2.5V or 3.3V, $V_I$ = 0V or $V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>		$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	pF
1		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	ы

# AC Loading and Waveforms (V<sub>CC</sub> 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3V \pm 0.3V$ ; $V_{CC} \times 2V$ at $V_{CC} = 2.5V \pm 0.2V$ ; 1.8V $\pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\mbox{\scriptsize rec}}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V <sub>CC</sub>		
	$3.3V \pm 0.3V$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
$V_{mi}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>v</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

# AC Loading and Waveforms (V $_{CC}$ 0.15V $\pm$ 0.1V to 1.2V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{CC}$ x 2V at $V_{CC}$ = 1.5V $\pm$ 0.1V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>	
Cymbei	1.5V ± 0.1V	
V <sub>mi</sub>	V <sub>CC</sub> /2	
V <sub>mo</sub>	V <sub>CC</sub> /2	
V <sub>X</sub>	V <sub>OL</sub> + 0.1V	
$V_{Y}$	V <sub>OH</sub> – 0.1V	

### Physical Dimensions inches (millimeters) unless otherwise noted



#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- A. THIS PACKAGE CONFORMS TO JEDEC MU-205

  B. ALL DIMENSIONS IN MILLIMETERS


  C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)

  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com