

٠

٠

٠

packages

for selected speeds

On-chip port arbitration logic (IDT71V321 only)

Fully asynchronous operation from either port

Available in 52-pin PLCC, 64-pin TQFP and STQFP

TTL-compatible, single 3.3V power supply

• BUSY output flag on IDT71V321; BUSY input on IDT71V421

Industrial temperature range (-40°C to +85°C) is available

Battery backup operation—2V data retention (L only)

- Commercial: 25/35/55ns (max.)
- Industrial: 25ns (max.)
- Low-power operation
 - IDT71V321/IDT71V421S Active: 325mW (typ.) Standby: 5mW (typ.)
 - IDT71V321/V421L

 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)
- Two INT flags for port-to-port communications
- **OE**R OEL CEL CER R/WR R/WL 1/O0L- 1/O7L I/OOR-I/O7R I/O I/O Control Control $\overline{\text{BUSY}}_{L}^{(1,2)}$ $\overline{B}\overline{U}\overline{S}\overline{Y}_{R}^{(1,2)}$ A10L A10R • Address MEMORY Address ••• ARRAY Decoder Decoder A0L A0R 11 ARBITRATION CEL 2 and INTERRUPT ₹ CER OEL Y ₹ OER LOGIC R/WR R/WL & INTL⁽²⁾ $\overline{\rm INT}R^{(2)}$ 3026 drw 01

Functional Block Diagram

NOTES:

- 1. IDT71V321 (MASTER): BUSY is an output. IDT71V421 (SLAVE): BUSY is input.
- 2. BUSY and INT are totem-pole outputs.

AUGUST 2001

IDT71V321/71V421S/L

High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts

Industrial and Commercial Temperature Ranges

Description

The IDT71V321/IDT71V421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71V421 "SLAVE" Dual-Port in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.


The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power

Pin Configurations^(1,2,3)

down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71V321/IDT71V421 devices are packaged in a 52-pin PLCC, a 64-pin TQFP (thin quad flatpack), and a 64-pin STQFP (super thin quad flatpack).



- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

IDT71V321/71V421S/L High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts

Industrial and Commercial Temperature Ranges

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit | | |
|----------------------|--|----------------------------|------|--|--|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V | | |
| Та | Operating Temperature | | | | |
| Tbias | Temperature Under Bias | -55 to +125 | ٥C | | |
| Tstg | Storage Temperature | -65 to +150 | ٥C | | |
| Ιουτ | DC Output Current | 50 | mA | | |

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz) TQFP Only

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|--------|--------------------|---------------------------|------|-------------|
| Cin | Input Capacitance | ViN = 3dV | 9 | pF |
| Соит | Output Capacitance | Vout = 3dV | 10 | pF |
| | | | | 3026 tbl 04 |

NOTES:

1. This parameter is determined by device characterization but is not production tested.

3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage^(1,2)

| Grade | Ambient Temperature | GND | Vcc |
|------------|--------------------------------|-----|--------------------|
| Commercial | $0^{\circ}C$ to $+70^{\circ}C$ | 0V | 3.3V <u>+</u> 0.3V |
| Industrial | -40°C to +85°C | 0V | 3.3V <u>+</u> 0.3V |
| | | | 3026 tbl 02 |

NOTES:

3026 tbl 01

the narameter TA. This is the "instant on" area temperature

1. This is the parameter TA. This is the "instant on" case temperature.

2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------|------|------------------------|-------------|
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| GND | Ground | 0 | 0 | 0 | V |
| V⊪ | Input High Voltage | 2.0 | | VCC+0.3 ⁽²⁾ | V |
| VIL | Input Low Voltage | -0.3(1) | _ | 0.8 | V |
| | | | | | 3026 tbl 03 |

3026 thl 05

NOTES:

1. VIL (min.) = -1.5V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

| | | | 71V321S 71V421S | | 71V: 71V | | |
|--------|--------------------------------------|--|--------------------|------|-------------|------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| lLij | Input Leakage Current ⁽¹⁾ | Vcc = 3.6V, VIN = 0V to Vcc | _ | 10 | | 5 | μA |
| llo | Output Leakage Current | \overline{CE} = VH, Vout = 0V to Vcc Vcc = 3.6V | _ | 10 | | 5 | μA |
| Vol | Output Low Voltage | Iol = 4mA | _ | 0.4 | | 0.4 | V |
| Vон | Output High Voltage | Юн = -4mA | 2.4 | — | 2.4 | _ | V |

NOTE:

1. At Vcc \leq 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,2)}$ (Vcc = 3.3V ± 0.3V)

| | | | | | | 21X25 21X25 om'l Ind | 71V4 | 21X35 21X35 I Only | 71V4 | 21X55 21X55 I Only | |
|----------------------|--|---|--------|----------|------------|-------------------------------|------------|--------------------------|------------|--------------------------|-----|
| Symbol | Parameter | Test Condition | Versie | on | Тур. | Мах. | Тур. | Мах. | Тур. | Max. | Uni |
| lcc | Dynamic Operating Current (Deth. Deth. Action) $\overline{CE} = VIL, Outputs Disabled SEM = VIL$ | | COM'L | S L | 55 55 | 130 100 | 55 55 | 125 95 | 55 55 | 115 85 | mA |
| | (Both Ports Active) | $f = f_{MAX}^{(3)}$ | IND | S L | 55 55 | 150 130 | - | _ | _ | _ | |
| ISB1 | Standby Current (Both Ports - TTL | $\overline{CER} = \overline{CEL} = VH$ $\overline{SEMR} = \overline{SEML} = VH$ | COM'L | S L | 15 15 | 35 20 | 15 15 | 35 20 | 15 15 | 35 20 | m/ |
| Level Inputs) f = fm | $f = fMAX^{(3)}$ | IND | S L | 15 15 | 50 35 | - | - | _ | _ | | |
| ISB2 | Standby Current (One Port - TTL $\overline{CE}^*A^* = V_{IL}$ and $\overline{CE}^*B^* = V_{H}^{(6)}$ Active Port Outputs Disabled, | | COM'L | S L | 25 25 | 75 55 | 25 25 | 70 50 | 25 25 | 60 40 | m/ |
| | Level Inputs) | $\overline{SEMR} = \overline{SEML} = VH$ | IND | S L | 25 25 | 95 75 | - | - | - | - | |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports CEL and CER ≥ Vcc - 0.2V Vi≥ Vcc - 0.2V or | COM'L | S L | 1.0 0.2 | 5 3 | 1.0 0.2 | 5 3 | 1.0 0.2 | 5 3 | m/ |
| | Civios Level inpuis) | $\frac{V \mathbb{N} \leq 0.2 V}{SEMR} = \overline{SEML} \geq VCC - 0.2 V$ | IND | S L | 1.0 0.2 | 10 6 | - | - | - | _ | |
| ISB4 | (One Port - All $\overline{CE_B} \ge Vcc - 0.2V^{(5)}$ CMOS Level Inputs) SEMR = SEML $\ge Vcc - 0.2V$ | $\overline{C}\overline{E}^{*}B^{*} \geq VCC - 0.2V^{(5)}$ | COM'L | S L | 25 25 | 70 55 | 25 25 | 65 50 | 25 25 | 55 40 | m/ |
| CMOS Level Inputs) | | IND | S L | 25 25 | 85 70 | | | | _ | | |

NOTES:

1. 'X' in part numbers indicates power rating (S or L).

2. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 70mA (Typ.).

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

5. Port "A" may be either left or right port. Port "B" is opposite from port "A".

Data Retention Characteristics (L Version Only)

| Symbol | Parameter | Test Condition | | Min. | Тур. ⁽¹⁾ | Max. | Unit |
|---------------------|-------------------------|--|--------|--------------------|---------------------|------|------|
| Vdr | Vcc for Data Retention | | | 2.0 | _ | 0 | V |
| ICCDR | Data Retention Current | $Vcc = 2V, \overline{CE} \ge Vcc - 0.2V$ | COM'L. | _ | 100 | 1500 | μA |
| tcdr ⁽³⁾ | Chip Deselect to Data | $V \mathbb{N} \geq V \mathbb{C} \mathbb{C} - 0.2 V \text{ or } V \mathbb{N} \leq 0.2 V \text{ IND}.$ | | | 100 | 4000 | μA |
| Retention Time | | | | 0 | _ | | V |
| tR ⁽³⁾ | Operation Recovery Time | | | trc ⁽²⁾ | _ | _ | V |

3026 tbl 07

1. Vcc = 2V, TA = $+25^{\circ}$ C, and is not production tested.

2. tRC = Read Cycle Time.

NOTES:

3. This parameter is guaranteed by device characterization but not production tested.




Figure 2. Output Test Load (for tHz, tLz, twz, and tow) * Including scope and jig.

3026 tbl 09

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽²⁾

| | | 71V42 Co | 21X25 21X25 m'l Ind | 71V321X35 71V421X35 Com'l Only | | 71V321X55 71V421X55 Com'l Only | | |
|--------------|--|-------------|------------------------------|--------------------------------------|------|--------------------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | | | | | | | | |
| tRC | Read Cycle Time | 25 | - | 35 | | 55 | | ns |
| tAA | Address Access Time | | 25 | | 35 | | 55 | ns |
| t ACE | Chip Enable Access Time | | 25 | - | 35 | | 55 | ns |
| t AOE | Output Enable Access Time | | 12 | | 20 | | 25 | ns |
| tон | Output Hold from Address Change | 3 | | 3 | | 3 | | ns |
| tLz | Output Low-Z Time ^(1,2) | 0 | | 0 | _ | 0 | | ns |
| tHZ | Output High-Z Time ^(1,2) | | 12 | | 15 | | 30 | ns |
| tPU | Chip Enable to Power Up Time $^{(2)}$ | 0 | | 0 | | 0 | | ns |
| tp:D | Chip Disable to Power Down Time ⁽²⁾ | | 50 | | 50 | | 50 | ns |


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested.


3. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Read Cycle No. 1, Either Side⁽¹⁾



NOTES:

- 1. $R\overline{W} = V_{IH}$, $\overline{CE} = V_{IL}$, and is $\overline{OE} = V_{IL}$. Address is valid prior to the coincidental with \overline{CE} transition LOW.
- 2. tbdd delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.



Timing Waveform of Read Cycle No. 2, Either Side⁽³⁾

NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 3. $R\overline{W} = V_{H}$ and the address is valid prior to or coincidental with \overline{CE} transition LOW.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

| | | 71V321X25 71V421X25 Com'l & Ind | | 71V4 | 21X35 21X35 I Only | 71V3 71V4 Com' | | |
|-------------|---|--|----|------|--------------------------|----------------------|------|-------------|
| Symbol | Parameter | Min. Max. | | Min. | Мах. | Min. | Max. | Unit |
| WRITE CYCLE | | | | | | | | |
| twc | Write Cycle Time ⁽⁵⁾ | 25 | | 35 | | 55 | | ns |
| tew | Chip Enable to End-of-Write | 20 | | 30 | | 40 | | ns |
| taw | Address Valid to End-of-Write | 20 | | 30 | | 40 | | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | ns |
| twp | Write Pulse Width | 20 | | 30 | | 40 | | ns |
| twr | Write Recovery Time | 0 | | 0 | | 0 | | ns |
| tow | Data Valid to End-of-Write | 12 | | 20 | | 20 | | ns |
| tHZ | Output High-Z Time ^(1,2) | | 12 | | 15 | _ | 30 | ns |
| tDH | Data Hold Time ⁽³⁾ | 0 | | 0 | | 0 | _ | ns |
| twz | Write Enable to Output in High-Z ^(1,2) | | 15 | | 15 | | 30 | ns |
| tow | Output Active from End-of-Write ^(1,2) | 0 | | 0 | | 0 | | ns |
| | • | | - | | | | | 3026 tbl 10 |

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization but is not production tested.

3. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.


4. 'X' in part numbers indicates power rating (S or L).

5. For Master/Slave combination, twc = tBAA + twp, since $R\overline{W}$ = V_{IL} must occur after tBAA.

Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)^(1,5,8)



Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)^(1,5)



3026 drw 09

NOTES:

- 1. $R\overline{W}$ or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of TE = VIL and R/W= VIL.
- 3. two is measured from the earlier of \overline{CE} or R/\overline{W} going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined to be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

| | | 71V4 Co | 21X25 21X25 om'l Ind | 71V321X35 71V421X35 Com'l Only | | 71V321X55 71V421X55 Com'l Only | | | |
|--------------|--|------------|-------------------------------|--------------------------------------|------|--------------------------------------|------|------|--|
| Symbol | Parameter | Min. | Мах. | Min. | Max. | Min. | Max. | Unit | |
| BUSY Tin | ning (For Master IDT71V321 Only) | | | - | - | | | | |
| t BAA | BUSY Access Time from Address | | 20 | | 20 | | 30 | ns | |
| tBDA | BUSY Disable Time from Address | | 20 | | 20 | | 30 | ns | |
| t BAC | BUSY Access Time from Chip Enable | | 20 | | 20 | _ | 30 | ns | |
| tbdc | BUSY Disable Time from Chip Enable | | 20 | _ | 20 | - | 30 | ns | |
| twн | Write Hold After BUSY ⁽⁵⁾ | 12 | | 15 | | 20 | _ | ns | |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 50 | | 60 | _ | 80 | ns | |
| tDDD | Write Data Valid to Read Data Delay ⁽¹⁾ | | 35 | _ | 45 | _ | 65 | ns | |
| taps | Arbitration Priority Set-up Time ⁽²⁾ | 5 | | 5 | | 5 | | ns | |
| tBDD | BUSY Disable to Valid Data ⁽³⁾ | — | 30 | _ | 30 | | 45 | ns | |
| BUSY Tin | ning (For Slave IDT71V421 Only) | | | | | | | | |
| twв | BUSY Input to Write ⁽⁴⁾ | 0 | _ | 0 | | 0 | | ns | |
| twн | Write Hold After BUSY ⁽⁵⁾ | 12 | | 15 | | 20 | | ns | |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 50 | | 60 | _ | 80 | ns | |
| tDDD | Write Data Valid to Read Data Delay ⁽¹⁾ | | 35 | | 45 | | 65 | ns | |

NOTES:

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY."

2. To ensure that the earlier of the two ports wins.


3. tbbb is a calculated parameter and is the greater of 0, twbb - twp (actual) or tbbb - tbw (actual).

4. To ensure that a write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

6. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write with Port-to-Port Read and BUSY^(2,3,4)




1. To ensure that the earlier of the two ports wins. taps is ignored for SLAVE (71V421).

- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.

4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of Write with **BUSY**⁽⁴⁾



NOTES:


1. twH must be met for both BUSY input (71V421, slave) or output (71V321, master).

2. BUSY is asserted on port 'B' blocking R/W'B', until BUSY'B' goes HIGH.


3. twb is for the slave version (71V421).

4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is oppsite from port "A".

Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing⁽¹⁾



Timing Waveform of $\overline{\text{BUSY}}$ Arbritration Controlled by Address Match Timing⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (71V321 only).


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

| | | 71V321X25 71V421X25 Com'l & Ind | | 71V4 | 21X35 21X35 Only | 71V3 71V4 Com' | | | |
|------------------|----------------------|--|------|------|------------------------|----------------------|------|-------------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| INTERRUPT TIMING | | | | | | | | | |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | ns | |
| twr | Write Recovery Time | 0 | | 0 | | 0 | | ns | |
| tiNS | Interrupt Set Time | | 25 | | 25 | | 45 | ns | |
| tinr | Interrupt Reset Time | | 25 | | 25 | | 45 | ns | |
| | • | | | | | | | 3026 tbl 12 | |

NOTES:

1. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Interrupt Mode⁽¹⁾



NOTES:.

INT "A"

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is de-asserted first.

Truth Tables

Table I. Non-Contention Read/Write Control⁽⁴⁾

| | Left or | Right I | Port ⁽¹⁾ | |
|-----|---------|---------|---------------------|---|
| R/W | Ē | ŌĒ | D0-7 | Function |
| х | Η | х | Z | Port Deselected and in Power- Down Mode. Isb2 or Isb4 |
| х | Η | Х | Z | $\overline{CER} = \overline{CEL} = VH$, Power-Down Mode Isb1 or Isb3 |
| L | L | Х | DATAIN | Data on Port Written Into Memory ⁽²⁾ |
| Н | L | L | DATAOUT | Data in Memory Output on Port ⁽³⁾ |
| Н | L | Н | Z | High-impedance Outputs |
| | | | | 3026 tbl 13 |

NOTES:

1. Aol – A10L \neq AOR – A10R.

2. If $\overline{\text{BUSY}} = L$, data is not written.

3. If $\overline{\text{BUSY}}$ = L, data may not be valid, see twod and tood timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = High-impedance.

Table II. Interrupt Flag^(1,4)

| Left Port | | | | | Right Port | | | | | |
|-----------|-----|-----|----------|------------------|------------|-----|-----|----------|------------------|---------------------------------|
| R/₩L | CEL | ŌĒL | A10L-A0L | ĪNT∟ | R/WR | ĊĒR | ŌĒR | A10R-A0R | ĪNTR | Function |
| L | L | Х | 7FF | Х | Х | Х | Х | Х | L ⁽²⁾ | Set Right INT _R Flag |
| Х | Х | Х | Х | Х | Х | L | L | 7FF | H ⁽³⁾ | Reset Right INTR Flag |
| Х | Х | Х | Х | L ⁽³⁾ | L | L | Х | 7FE | Х | Set Left INTL Flag |
| X | L | L | 7FE | H ⁽²⁾ | Х | Х | Х | Х | Х | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$

2. If $\overline{\text{BUSY}}_{L} = V_{IL}$, then No Change.

3. If $\overline{\text{BUSY}}_{R} = V_{IL}$, then No Change.

4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

Table III — Address **BUSY** Arbitration

| | In | puts | Out | puts | |
|-----|----|----------------------|----------------------|----------------------|------------------------------|
| ĒĒ∟ | | AOL-A10L Aor-A10r | BUSYL ⁽¹⁾ | BUSYR ⁽¹⁾ | Function |
| Х | Х | NO MATCH | Н | Н | Normal |
| Н | Х | MATCH | Н | Н | Normal |
| Х | Н | MATCH | Н | Н | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ |
| | | | | | 3026 tbl 15 |

NOTES:

- 1. Pins $\overline{\text{BUSY}}_{L}$ and $\overline{\text{BUSY}}_{R}$ are both outputs for IDT71V321 (master). Both are inputs for IDT71V421 (slave). $\overline{\text{BUSY}}_{X}$ outputs on the IDT71V321 are totem-pole. On slaves the $\overline{\text{BUSY}}_{X}$ input internally inhibits writes.
- 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

3026 tbl 14

IDT71V321/71V421S/L

High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts

Industrial and Commercial Temperature Ranges

Functional Description

The IDT7V1321/IDT71V421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V321/IDT71V421 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{\text{H}}$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the $\overline{CER} = R/\overline{WR} = V_{IL}$ per Truth Table II. The left port clears the interrupt by accessing address location 7FE when $\overline{CEL} = \overline{OEL} = V_{IL}$, R/W is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ Logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation.

The BUSY outputs on the IDT71V321 RAM master are totem-pole type outputs and do not require pull-up resistors to operate. If these RAMs are

being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an SRAM array in width while using BUSY logic, one master part is used to decide which side of the SRAM array will receive a BUSY indication. Any number of slaves to be addressed in the same address range as the master, use the BUSY signal as a write inhibit signal. Thus on the IDT71V321/IDT71V421 SRAMs the BUSY pin is an output if the part is Master (IDT71V321), and the BUSY pin is an input if the part is a Slave (IDT71V421) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71V321 (Master) and (Slave) IDT71V421 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{\text{BUSY}}$ arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

IDT71V321/71V421S/L High Speed 3.3V 2K x 8 Dual-Port Static RAM with Interrupts

Ordering Information



NOTE:

1. Contact your sales office Industrial temperature range is available for selected speeds, packages and powers.

Datasheet Document History

| Initiated datasheet document history | | | | | | | |
|--|--|--|--|--|--|--|--|
| Converted to new format | | | | | | | |
| Cosmetic and typographical corrections | | | | | | | |
| Page 2 Added additional notes to pin configurations | | | | | | | |
| Changed drawing format | | | | | | | |
| Page 12 Changed open drain to totem-pole in Table III, note 1 | | | | | | | |
| Page 13 Deleted 'does not' in copy from Busy Logic | | | | | | | |
| Replaced IDT logo | | | | | | | |
| Pages 1 & 2 Moved full "Description" to page 2 and adjusted page layouts | | | | | | | |
| Page 3 Increased storage temperature parameters | | | | | | | |
| Clarified TA parameter | | | | | | | |
| Page 4 DC Electrical parameters-changed wording from "open" to "disabled" | | | | | | | |
| Changed ±200mV to 0mV in notes | | | | | | | |
| Pages 4, 5, 7, 9 & 11 Industrial temp range offering removed from DC & AC Electrical Characteristics for 35 and 55ns | | | | | | | |
| | | | | | | | |



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.