

HIGH SPEED 2K X 16 DUAL-PORT SRAM



Features

- High-speed access
 - Military: 25/35/45/55/70/90ns (max.)
 - Industrial: 25/35/55ns (max.)
 - Commercial: 20/25/35/45/55/70/90ns (max.)
- Low-power operation
- IDT7133/43SA Active: 1150mW (typ.) Standby: 5mW (typ.)
- IDT7133/43LA Active: 1050mW (tvp.) Standby: 1mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)


Functional Block Diagram

R/WLUB

- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 68-pin ceramic PGA, Flatpack, PLCC and 100pin TQFP
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (–40°C to +85°C) is available for selected speeds

Description

The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider



NOTE:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT7143 (SLAVE): BUSY is input.

Military, Industrial and Commercial Temperature Ranges

memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1,150mW of power. Low-power (LA)

versions offer battery backup data retention capability, with each port typically consuming 200µW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, 68-pin PLCC and 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

Pin Configurations^(1,2,3)



1.

2.

3.

4.

Pin Configurations^(1,2,3) (con't.)

| | | | | | | | | | | | 1 |
|-------------------|--------------------|-------------------|--------|--------------------------------------|--------------------|--------------------|--------------|-------|-----------------|--------------------|--------|
| | | 51 | 50 | 48 | 46 | 44 | 42 | 40 | 38 | 36 | |
| 11 | | A6L | A5L | A3L | A _{1L} | BUSYL | CER | AOR | A _{2R} | A _{4R} | |
| | 53 | 52 | 49 | 47 | 45 | 43 | 41 | 39 | 37 | 35 | 34 |
| 10 | A8L | A7L | A4L | A2L | Aol | CEL | BUSYR | A1R | Азr | A5R | A6R |
| | 55 | 54 | | | | | | | | 32 | 33 |
| 09 | A _{10L} | A9L | | | | | | | | A8R | A7R |
| | 57 | 56 | | | | | | | | 30 | 31 |
| 08 | R/WLLB | ŌĒL | | | | | | | | A _{10R} | A9R |
| | 59 | 58 | | | | | | | | 28 | 29 |
| 07 | Vcc ⁽¹⁾ | R/WLUB | | | יחו | [7133/4 | 13G | | | R/WRLB | ŌĒR |
| | 61 | 60 | | IDT7133/43G GU68-1 ⁽⁴⁾ | | | | | | 26 | 27 |
| 06 | I/O1L | I/Ool | | | 68 | -Pin P | GA | | | GND ⁽²⁾ | R/WRUB |
| | 63 | 62 | | | Т | op Viev | / (5) | | | 24 | 25 |
| 05 | I/O3L | I/O2L | | | | | | | | I/O14R | I/O15R |
| | 65 | 64 | | | | | | | | 22 | 23 |
| 04 | I/O _{5L} | I/O4L | | | | | | | | I/O12R | I/O13R |
| | 67 | 66 | 1 | | | | | | | 20 | 21 |
| 03 | I/O7L | I/O _{6L} | | | | | | | | I/O10R | I/O11R |
| | 68 | 1 | 3 | 5 | 7 | 9 | 11 | 13 | 15 | 18 | 19 |
| 02 | I/O8L | I/O9∟ | I/O11L | I/O13L | I/O15L | GND ⁽²⁾ | I/O1R | I/O3r | I/O5r | I/O8R | I/O9R |
| | | 2 | 4 | 6 | 8 | 10 | 12 | 14 | 16 | 17 | |
| 01 | _ * • | I/O10L | I/O12L | I/O14L | Vcc ⁽¹⁾ | I/O0R | I/O2R | I/O4R | I/O6R | I/O7R | |
| Pin 1 Designat | or A | В | С | D | E | F | G | Н | J | К | L |

NOTES:

1. Both Vcc pins must be connected to the power supply to ensure reliable operation.

2. Both GND pins must be connected to the ground supply to ensure reliable operation.

Package body is approximately 1.18 in x 1.18 in x 0.16 in.
 This package code is used to reference the package diagram.

5. This text does not indicate orientation of the actual part-marking.

Pin Names

| Left Port | Right Port | Names |
|----------------|----------------|------------------------------|
| <u>CE</u> | Ē | Chip Enable |
| R/Wlub | R/Wrub | Upper Byte Read/Write Enable |
| R/WLLB | R/Wrlb | Lower Byte Read/Write Enable |
| ŌĒL | ŌĒR | Output Enable |
| Aol - A10l | Aor - A10r | Address |
| I/O0L - I/O15L | I/O0r - I/O15r | Data Input/Output |
| BUSYL | BUSYR | Busy Flag |
| V | сс | Power |
| G | ND | Ground |

2746 drw 04

2746 tbl 01

Military, Industrial and Commercial Temperature Ranges

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Military | Unit |
|----------------------|--|----------------------------|--------------|-------------|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| Tbias | Temperature Under Bias | -55 to +125 | -65 to +135 | ٥C |
| Tstg | Storage Temperature | -65 to +150 | -65 to +150 | ٥C |
| PT ⁽³⁾ | Power Dissipation | 2.0 | 2.0 | W |
| Ιουτ | DC Output Current | 50 | 50 | mA |
| | | | | 2746 tbl 02 |

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.

| Jupar | | | , | |
|--------|--------------------------|---------------------------|------|-------------|
| Symbol | Parameter ⁽¹⁾ | Conditions ⁽²⁾ | Max. | Unit |
| CiN | Input Capacitance | VıN = 3dV | 11 | pF |
| Соит | Output Capacitance | Vout = 3dV | 11 | pF |
| | | | | 2746 tbl 03 |

Capacitance (TA = +25°C, f = 1.0mhz)

NOTES:

1. This parameter is determined by device characterization but is not production tested.

 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage^(1,2)

| Grade | Ambient Temperature | GND | Vcc |
|------------|--------------------------------|-----|-------------------|
| Military | -55°C to +125°C | 0V | 5.0V <u>+</u> 10% |
| Commercial | $0^{\circ}C$ to $+70^{\circ}C$ | 0V | 5.0V <u>+</u> 10% |
| Industrial | -40°C to +85°C | 0V | 5.0V <u>+</u> 10% |
| | | | 2746 tbl 04 |

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Мах. | Unit |
|--------|--------------------|---------------------|------|--------------------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| V⊪ | Input High Voltage | 2.2 | | 6.0 ⁽²⁾ | V |
| VIL | Input Low Voltage | -0.5 ⁽¹⁾ | _ | 0.8 | V |

NOTES:

1. VIL (min.) = -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Either port, Vcc = 5.0V ± 10%)

| | | | | 3SA 3SA | | 3LA 3LA | |
|--------|---|--|------|------------|------|------------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| Lu | Input Leakage Current ⁽¹⁾ | Vcc = 5.5V, ViN = 0V to Vcc | | 10 | 1 | 5 | μA |
| LO | Output Leakage Current | $\overline{CE} = VIH$, VOUT = 0V to VCC | _ | 10 | 1 | 5 | μA |
| Vol | Output Low Voltage (I/Oo-I/O15) | Iol = 4mA | | 0.4 | - | 0.4 | V |
| Vol | <u>Open D</u> rain Output Low Voltage (BUSY) | Iol = 16mA | | 0.5 | _ | 0.5 | V |
| Vон | Output High Voltage | IOH = -4mA | 2.4 | _ | 2.4 | _ | V |

NOTE:

1. At Vcc ≤ 2.0V, input leakages are undefined.

2746 tbl 06

2746 tbl 05

2746 tbl 07a

2746 tbl 07b

DC Electrical Characteristics Operating Temperature and Supply Voltage Range⁽²⁾ ($Vcc = 5.0V \pm 10\%$)

| | | | - | | | | - | | | | |
|--------|---|--|--------------|--------|-------------------------|------------|---------------------------------|--------------|---------------------------------|--------------|------|
| | | | | | 7133) 7143) Com'l | K20 | 7133 7143 Com'l & Mili | X25 , Ind | 7133 7143 Com'l & Mili | X35 , Ind | |
| Symbol | Parameter | Test Condition | Versio | on | Typ. ⁽¹⁾ | Max. | Typ. ⁽¹⁾ | Max. | Typ. ⁽¹⁾ | Max. | Unit |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{CE} = VIL$, Outputs Disabled f = $MAX^{(3)}$ | COM'L | S L | 250 230 | 310 280 | 250 230 | 300 270 | 240 210 | 295 250 | mA |
| | (BUIL POILS ACTIVE) | 1 = IMAX*' | MIL & IND | S L | | | 250 230 | 330 300 | 240 220 | 325 295 | |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | CĒL and CĒR = ViH f = MAX ⁽³⁾ | COM'L | S L | 25 25 | 80 70 | 25 25 | 80 70 | 25 25 | 70 60 | mA |
| | Level inputs) | 1 = max** | MIL & IND | S L | | | 25 25 | 90 80 | 25 25 | 75 65 | |
| ISB2 | Standby Current (One Port - TTL | $\overline{CE}^{*}A^{*} = VIL and \overline{CE}^{*}B^{*} = VIH^{(4)}$ $f=f_{MAX}^{(3)}$ | COM'L | S L | 140 120 | 200 180 | 140 100 | 200 170 | 120 100 | 180 160 | mA |
| | Level Inputs) | Active Port Outputs Disabled | MIL & IND | S L | | | 140 100 | 230 190 | 120 100 | 200 180 | |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports CEL and CER > Vcc - 0.2V VN > Vcc - 0.2V | COM'L | S L | 1.0 0.2 | 15 5 | 1.0 0.2 | 15 4 | 1.0 0.2 | 15 4 | mA |
| | Civios Level Inpus) | $V_{IN} > V_{CC} - 0.2V$ of $V_{IN} < 0.2V$, f = 0 ⁽⁴⁾ | MIL & IND | S L | | | 1.0 0.2 | 30 10 | 1.0 0.2 | 30 10 | |
| ISB4 | Full Standby Current (One Port - | $\overline{CE}^{*}A^{*} < 0.2V$ and $\overline{CE}^{*}B^{*} > Vcc - 0.2V^{(5)}$ | COM'L | S L | 140 120 | 190 170 | 140 120 | 190 170 | 120 100 | 170 150 | mA |
| | CMOS Level Inputs) | VIN > VCC - 0.2V or $VIN < 0.2VActive Port Outputs Disabledf = IMAX^{(5)}$ | MIL & IND | S L | | | 140 120 | 220 200 | 120 100 | 190 170 | |

| | | | | | 7133 7143 Com Milit | X45 'I & | 7133 7143 Com'l & Mili | X55 , Ind | 7133X 7143X Com Milit | 70/90 'I & | |
|--------|---|--|--------------|--------|------------------------------|-------------|---------------------------------|--------------|--------------------------------|---------------|------|
| Symbol | Parameter | Test Condition | Versi | on | Typ. ⁽¹⁾ | Max. | Typ. ⁽¹⁾ | Max. | Тур.(1) | Max. | Unit |
| Icc | Dynamic Operating Current (Both Ports Active) | $\overline{CE} = VIL$, Outputs Disabled f = fmax ⁽³⁾ | COM'L | S L | 230 210 | 290 250 | 230 210 | 285 250 | 230 210 | 280 250 | mA |
| | (Boin Pons Active) | T = TMAX ^{er} | MIL & IND | S L | 230 210 | 320 290 | 230 210 | 315 285 | 230 210 | 310 280 | |
| SB1 | Standby Current (Both Ports - TTL Level Inputs) | $\overline{CE}L$ and $\overline{CER} = VIH$ f = fMAX ⁽³⁾ | COM'L | S L | 25 25 | 75 65 | 25 25 | 70 60 | 25 25 | 70 60 | mA |
| | Level inpuls) | T = MAX ^{ey} | MIL & IND | S L | 25 25 | 80 70 | 25 25 | 80 70 | 25 25 | 75 65 | |
| ISB2 | Standby Current (One Port - TTL | $\overline{CE}^{*}A^{*} = VIL$ and $\overline{CE}^{*}B^{*} = VIH^{(4)}$ f=fmax ⁽³⁾ | COM'L | S L | 120 100 | 190 170 | 120 100 | 180 160 | 120 100 | 180 160 | mA |
| | Level Inputs) | Active Port Outputs Disabled | MIL & IND | S L | 120 100 | 210 190 | 120 100 | 210 190 | 120 100 | 200 180 | |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports CEL and CER > Vcc - 0.2V VIN > Vcc - 0.2V or | COM'L | S L | 1.0 0.2 | 15 4 | 1.0 0.2 | 15 4 | 1.0 0.2 | 15 4 | mA |
| | Civios Level Inpuls) | VIN > VCC - 0.2V of $VIN < 0.2V$, f = 0 ⁽⁴⁾ | MIL & IND | S L | 1.0 0.2 | 30 10 | 1.0 0.2 | 30 10 | 1.0 0.2 | 30 10 | |
| ISB4 | Full Standby Current (One Port - | $\overline{CE}^*A^* < 0.2V$ and $\overline{CE}^*B^* > VCC - 0.2V^{(5)}$ | COM'L | S L | 120 100 | 180 160 | 120 100 | 170 150 | 120 100 | 170 150 | mA |
| | CMOS Level Inputs) | $ \begin{array}{l} V \hspace{-0.1cm} \hspace{-0.1cm} N \hspace{-0.1cm} > \hspace{-0.1cm} V \hspace{-0.1cm} C \hspace{-0.1cm} - \hspace{-0.1cm} 0.2 V \\ Active \hspace{-0.1cm} Port \hspace{-0.1cm} Outputs \hspace{-0.1cm} Disabled \\ f = \hspace{-0.1cm} MAX^{(3)} \\ \end{array} $ | MIL & IND | S L | 120 100 | 200 180 | 120 100 | 200 180 | 120 100 | 190 170 | |

NOTES:

1. Vcc = 5V, TA = +25°C for Typ., and are not production tested. Icccc = 180mA (typ.)

2. 'X' in part number indicates power rating (SA or LA)

3. At f = fMaX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/ trc, and using "AC Test Conditions" of input levels of GND to 3V.

 $\label{eq:general} 4. \quad f=0 \text{ means no address or control lines change.} \ \text{Applies only to inputs at CMOS level standby}.$

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Data Retention Characteristics (LA Version Only) VLC = 0.2V. VHC = VCC - 0.2V

| | | | | 7' | 133LA/7143I | A | |
|---------------------|--------------------------------------|--|-------------|--------------------|---------------------|------|------|
| Symbol | Parameter | Test Co | ndition | Min. | Тур. ⁽¹⁾ | Max. | Unit |
| Vdr | Vcc for Data Retention | Vcc = 2V | | 2.0 | _ | | V |
| ICCDR | Data Retention Current | $\overline{C}\overline{E} \geq V \text{HC}$ | MIL. & IND. | | 100 | 4000 | μA |
| | | $V \text{IN} \geq V \text{HC or} \leq V \text{LC}$ | COM'L. | - | 100 | 1500 | |
| tcdr ⁽³⁾ | Chip Deselect to Data Retention Time | | | 0 | _ | - | ۷ |
| tr ⁽³⁾ | Operation Recovery Time | | | trc ⁽²⁾ | _ | _ | ۷ |


NOTES:

1. Vcc = 2V, TA = $+25^{\circ}$ C, and are not production tested.

2. trc = Read Cycle Time

3. This parameter is guaranteed by device characterization but is not production tested.

Data Retention Waveform



AC Test Conditions

| Input Pulse Levels | GND to 3.0V |
|-------------------------------|--------------------|
| Input Rise/Fall Times | 5ns Max. |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | Figures 1, 2 and 3 |
| | |

2746 tbl 09




Figure 1. AC Output Test Load




Figure 2. Output Load (for tLz, tHz, twz, tow) *Including scope and jig




Figure 3. BUSY Output Load (IDT7133 only)

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽³⁾

| | | 714 | 3X20 3X20 I Only | 714 Com | 3X25 3X25 'I, Ind Ilitary | 714 Com | 3X35 3X35 'I, Ind ilitary | |
|--|--|---|---|---|---|---|---|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | E | | | | | | | |
| trc | Read Cycle Time | 20 | - | 25 | - | 35 | — | ns |
| taa | Address Access Time | — | 20 | _ | 25 | — | 35 | ns |
| tace | Chip Enable Access Time | — | 20 | _ | 25 | — | 35 | ns |
| taoe | Output Enable Access Time | _ | 12 | _ | 15 | | 20 | ns |
| toн | Output Hold from Address Change | 0 | — | 0 | — | 0 | — | ns |
| t∟z | Output Low-Z Time ^(1,2) | 0 | — | 0 | — | 0 | | ns |
| tHZ | Output High-Z Time ⁽¹²⁾ | | 12 | — | 15 | — | 20 | ns |
| tPU | Chip Enable to Power Up Time ⁽²⁾ | 0 | — | 0 | | 0 | | ns |
| | | | | | | 1 | | |
| tpd | Chip Disable to Power Down Time ⁽²⁾ | | 20 | - | 50 | | 50 | ns |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | | 20 | | 50 | | | |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | 714 Cor | 20 3X45 3X45 n'l & itary | 713: 714: Com | 50 3X55 3X55 1, Ind litary | 7143) Con | | |
| tPD Symbol | Chip Disable to Power Down Time ⁽²⁾ Parameter | 714 Cor | 3X45 3X45 n'l & | 713: 714: Com | 3X55 3X55 1, Ind | 7143) Con | (70/90 (70/90 n'l & | |
| · | Parameter | 714 Cor Mil | 3X45 3X45 n'I & itary | 713 714 Com & Mi | 3X55 3X55 1, Ind litary | 7143) Con Mili | (70/90 (70/90 n'l & itary | 2746 tbl 10a |
| Symbol | Parameter | 714 Cor Mil | 3X45 3X45 n'I & itary | 713 714 Com & Mi | 3X55 3X55 1, Ind litary | 7143) Con Mili | (70/90 (70/90 n'l & itary | 2746 tbl 10a |
| Symbol READ CYCLE | Parameter | 714 Cor Mil Min. | 3X45 3X45 n'I & itary Max. | 713 714 Com & Mi Min. | 3X55 3X55 1, Ind litary Max. | 7143) Con Mili Min. | (70/90 (70/90 n'l & itary Max. | 2746 tbl 10a |
| Symbol READ CYCLE trc | Parameter E Read Cycle Time | 714 Cor Mil Min. | 3X45 3X45 n'I & itary Max. | 713 714 Com & Mi Min. | 3X55 3X55 1, Ind litary Max. | 7143) Con Mili Min. | (70/90 (70/90 n'l & itary Max. | 2746 tbl 10; Unit |
| Symbol READ CYCLE trc taa | Parameter E Read Cycle Time Address Access Time | 714 Cor Mil Min. 45 — | 3X45 3X45 n'I & itary Max. 45 | 713: 714: Com & Mi Min. 55 | 3X55 3X55 1, Ind litary Max. 55 | 7143) Con Mili Min. 70/90 | (70/90 (70/90 n'1 & itary Max. | 2746 tbl 102 Unit |
| Symbol READ CYCLE trc taa tace | Parameter E Read Cycle Time Address Access Time Chip Enable Access Time | 714 Cor Mil 45 — | 3X45 3X45 n'I & itary Max. 45 45 | 713: 714: Com & Mi Min. 55 | 3X55 3X55 1, Ind litary Max. 55 55 | 7143) Con Mili Min. 70/90 | (70/90 (70/90 n'l & itary Max. | Unit ns ns ns |
| Symbol READ CYCLE trc taa tace taoe | Parameter E Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time | 714 Cor Mil 45 — — — | 3X45 3X45 n'I & itary Max. 45 45 | 713: 714: Com & Mi Min. 55 | 3X55 3X55 1, Ind litary Max. 55 55 | 7143) Con Mili Min. 70/90 — — — | (70/90 (70/90 n'l & itary Max. | Unit ns ns ns ns |
| Symbol READ CYCLE tRC tAA tACE tAOE tOH | Parameter E Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time Output Hold from Address Change | 714 Cor Mil 45 — — — — 0 | 3X45 3X45 n'I & itary Max. 45 45 | 713: 714: Com & Mi Min. 55 | 3X55 3X55 1, Ind litary Max. 55 55 30 — | 7143) Con Mili Min. 70/90 — — — — — 0/0 | (70/90 (70/90 n'l & itary Max. | Unit Unit ns ns ns ns ns |
| Symbol READ CYCLE tRC tAA tACE tAOE tOH tLZ | Parameter E Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time Output Hold from Address Change Output Low-Z Time ^(1,2) | 714 Cor Mil 45 — — — — 0 0 | 3X45 3X45 n'I & itary Max. 45 45 25 — | 713: 714: Com & Mi Min. 55 | 3X55 3X55 1, Ind litary Max. 55 55 30 — | 7143) Con Mili Min. 70/90 — — — 0/90 5/5 | (70/90 (70/90 n'l & itary Max. 70/90 70/90 40/40 | 2746 tbl 10; Unit ns ns ns ns ns ns ns |


2746 tbl 10b

NOTES:


1. Transition is measured 0mV fromLow or High-impedance voltage with load (Figure 2).

This parameter is guaranteed by device characterization, but is not production tested.
 'X' in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE⁽⁵⁾



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE⁽⁵⁾



NOTES:

- Timing depends on which signal is asserted last, OE or CE.
 Timing depends on which signal is deasserted first, OE or CE.
- 3. tbdd delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- Start of valid data depends on which timing becomes effective last, taoe, tace, taa, or tBDD.
- 5. R/W = VIH, and the address is valid prior to or coincidental with \overline{CE} transition LOW.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

| | | 714 | 3X20 3X20 I Only | 7133X25 7143X25 Com'l, Ind & Military | | 7133X35 7143X35 Com'l, Ind & Military | | |
|-------------------|--|------------|---|--|--|--|---|-------------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| WRITE CYCL | E | | | | | | | |
| twc | Write Cycle Time ⁽³⁾ | 20 | — | 25 | | 35 | | ns |
| tew | Chip Enable to End-of-Write | 15 | - | 20 | | 25 | _ | ns |
| taw | Address Valid to End-of-Write | 15 | — | 20 | | 25 | _ | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | ns |
| twp | Write Pulse Width | 15 | — | 20 | | 25 | _ | ns |
| twr | Write Recovery Time | 0 | | 0 | | 0 | | ns |
| tow | Data Valid to End-of-Write | 15 | | 15 | | 20 | | ns |
| tHZ | Output High-Z Time ^(1,2) | | 12 | — | 15 | | 20 | ns |
| tdн | Data Hold Time ⁽⁴⁾ | 0 | | 0 | | 0 | | ns |
| twz | Write Enable to Output in High-Z ^(1,2) | _ | 12 | — | 15 | | 20 | ns |
| tow | Output Active from End-of-Write ^(1,2,4) | 0 | | 0 | | 0 | | ns |
| | • | | | | | | | 2746 tbl 11 |
| | | 714 Cor | 7133X45 7143X45 Com'l & Military | | 7133X55 7143X55 Com'l, Ind & Military | | 7133X70/90 7143X70/90 Com'l & Military | |
| Symbol | Parameter | Min. | Max. | Min. | Мах. | Min. | Мах. | Unit |
| WRITE CYCL | E | | | | | | | |
| twc | Write Cycle Time ⁽³⁾ | 45 | | 55 | | 70/90 | | ns |
| tew | Chip Enable to End-of-Write | 30 | | 40 | | 50/50 | | ns |
| taw | Address Valid to End-of-Write | 30 | | 40 | | 50/50 | | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0/0 | | ns |
| twp | Write Pulse Width | 30 | | 40 | | 50/50 | | ns |
| twR | Write Recovery Time | 0 | | 0 | | 0/0 | | ns |
| | Data Valid to End-of-Write | 20 | | 25 | | 30/30 | | ns |
| tDW | Data valid to End-of-white | | | | | | | |
| | Output High-Z Time ^(1,2) | | 20 | _ | 20 | | 25/25 | ns |
| tdw tHZ tDH | | | 20 | 5 | 20 | 5/5 | 25/25 | ns ns |

NOTES:

tow

1. Transition is measured 0mV from Low or High-impedance voltage from the Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization but not production tested.

Output Active from End-of-Write^(1,2,4)

3. For MASTER/SLAVE combination, twc = tBAA + twR + twP, since $R\overline{W}$ = VIL must occur after tBAA.

5

5

5/5

ns 2746 tbl 11b

5. 'X' in part number indicates power rating (SA or LA).

^{4.} The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tow values will very over voltage and temperature, the actual tDH will always be smaller than the actual tow.

10

IDT7133SA/LA, IDT7143SA/LA High-Speed 2K x 16 Dual-Port RAM

| | | 714 | 7133X20 7143X20 Com'l Only | | 7133X25 7143X25 Com'l, Ind & Military | | 7133X35 7143X35 Com'l, Ind & Military | |
|---|---|--|---|--|---|---|---|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Мах. | Unit |
| | G (For MASTER 71V33) | | - | - | | - | | |
| tbaa | BUSY Access Time from Address | — | 20 | — | 20 | | 30 | ns |
| tBDA | BUSY Disable Time from Address | | 20 | _ | 20 | | 30 | ns |
| t BAC | BUSY Access Time from Chip Enable | — | 20 | - | 20 | - | 25 | ns |
| tBDC | BUSY Disable Time from Chip Enable | — | 17 | _ | 20 | | 25 | ns |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 40 | — | 50 | | 60 | ns |
| todd | Write Data Valid to Read Data Delay ⁽¹⁾ | | 30 | — | 35 | | 45 | ns |
| tBDD | BUSY Disable to Valid Data ⁽²⁾ | | 25 | | 30 | | 35 | ns |
| taps | Arbitration Priority Set-up Time ⁽³⁾ | 5 | | 5 | | 5 | | ns |
| twн | Write Hold After $\overline{BUSY}^{(5)}$ | 20 | | 20 | | 25 | | ns |
| BUSY INPUT | TIMING (For SLAVE 71V43) | • | | | | | | |
| twв | BUSY Input to Write ⁽⁴⁾ | 0 | | 0 | | 0 | — | ns |
| twн | Write Hold After BUSY ⁽⁵⁾ | 20 | | 20 | | 25 | — | ns |
| twdd | Write Pulse to Data Delay ⁽¹⁾ | | 40 | | 50 | | 60 | ns |
| todd | Write Data Valid to Read Data Delay ⁽¹⁾ | — | 30 | — | 35 | | 45 | ns |
| | | | | | | • | | 2746 tbl 12 |
| | | | | | 7133X55 7143X55 Com'l, Ind & Military | | | |
| | | 714 Cor | 3X45 3X45 n'I & itary | 714 Com | 3X55 'I, Ind | 7143) Cor | X70/90 X70/90 n'l & itary | |
| Symbol | Parameter | 714 Cor | 3X45 n'I& | 714 Com | 3X55 'I, Ind | 7143) Cor | X70/90 n'I & | Unit |
| , | Parameter G (For MASTER 71V33) | 714 Cor Mil | 3X45 n'I & itary | 714 Com & Mi | 3X55 'I, Ind ilitary | 7143) Cor Mill | X70/90 n'l & itary | Unit |
| , | | 714 Cor Mil | 3X45 n'I & itary | 714 Com & Mi | 3X55 'I, Ind ilitary | 7143) Cor Mill | X70/90 n'l & itary | Unit |
| BUSY TIMING | G (For MASTER 71V33) | 714 Cor Mil Min. | 3X45 n'I & itary Max. | 714 Com & Mi Min. | 3X55 'l, Ind ilitary Max. | 7143) Cor Mili Min. | X70/90 n'l & itary Max. | |
| BUSY TIMINO | G (For MASTER 71V33) BUSY Access Time from Address | 714 Cor Mil Min. | 3X45 n'I & itary Max. 40 | 714 Com & Mi Min. | 3X55 'I, Ind ilitary Max. 40 | 7143) Cor Mili Min. | X70/90 n'l & itary Max. 45/45 | ns |
| BUSY TIMINO tBAA tBDA | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address | 714 Cor Min Min. | 3X45 n'l & itary Max. 40 40 | 714 Com & Mi Min. | 3X55 'I, Ind ilitary Max. 40 40 | 7143) Cor Mili Min. | X70/90 n'l & itary Max. 45/45 45/45 | ns ns |
| BUSY TIMINO tBAA tBDA tBAC | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable | 714 Cor Mil Min. | 3X45 n'l & itary Max. 40 40 30 | 714 Com & Mi Min. | 3X55 'I, Ind ilitary Max. 40 40 35 | 7143) Cor Mil Min. | X70/90 n'l & itary Max. 45/45 45/45 35/35 | ns ns ns |
| BUSY TIMINO tBAA tBDA tBAC tBDC | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable | 714 Cor Min. —— —— —— —— | 3X45 n'l & itary Max. 40 40 30 25 | 714 Com & Mi Min. | 3X55 'l, Ind ilitary Max. 40 40 35 30 | 7143) Cor Mil Min. | X70/90 n'l & itary Max. 45/45 45/45 35/35 30/30 | ns ns ns ns |
| BUSY TIMINO tBAA tBDA tBAC tBDC tWDD | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ | 714 Cor Mil Min. — — — — — — — — — — — — — | 3X45 n'l & itary Max. 40 40 30 25 80 | 714 Com & Mi Min. | 3X55 1, Ind lilitary 40 40 35 30 80 | 7143) Cor Mili Min. | X70/90 n'l & itary Max. 45/45 45/45 35/35 30/30 90/90 | ns ns ns ns |
| BUSY TIMINO IBAA IBDA IBAC IBDC IWDD IDDD | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ BUSY Disable to Valid Data ⁽²⁾ | 714 Cor Mil Min. — — — — — — — — — — — — — | 3X45 n'l & Max. 40 40 30 25 80 55 | 714 Com & Mi Min. | 3X55 1, Ind ilitary Max. 40 40 35 30 80 55 | 7143) Cor Mili Min. | X70/90 n'l & itary 45/45 45/45 35/35 30/30 90/90 70/70 | ns ns ns ns ns ns |
| BUSY TIMINO IBAA IBDA IBAC IBAC IBDC IWDD IDDD IBDD | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ | 714 Cor Mil Min. — — — — — — — — — — — — — — — — — — — | 3X45 n'l & Max. 40 40 30 25 80 55 40 | 714 Com & Min. | 3X55 7, Ind lilitary 40 40 35 30 80 55 40 | 7143) Cor Mili Min. — — — — — — — — — — — — — — — — — — — | X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 | ns ns ns ns ns ns ns ns |
| BUSY TIMINO IBAA IBDA IBAC IBDC IBDC IDDD IBDD IBDD IAPS IWH | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ BUSY Disable to Valid Data ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ | 714 Cor Mil Min. | 3X45 n'l & Max. 40 40 30 25 80 55 40 | 714 Com & Min. | 3X55 'I, Ind ilitary Max. 40 40 35 30 80 55 55 40 | 7143) Cor Mill Min. | X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 | ns ns ns ns ns ns ns ns ns |
| BUSY TIMINO IBAA IBDA IBAC IBDC IBDC IDDD IBDD IBDD IAPS IWH | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ BUSY Disable to Valid Data ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ Write Hold After BUSY ⁽⁵⁾ | 714 Cor Mil Min. | 3X45 n'l & Max. 40 40 30 25 80 55 40 | 714 Com & Min. | 3X55 'I, Ind ilitary Max. 40 40 35 30 80 55 55 40 | 7143) Cor Mill Min. | X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 | ns ns ns ns ns ns ns ns ns |
| BUSY TIMINO TBAA TBDA TBDA TBDC TBDC TWDD TDDD TDDD TBDD TAPS TWH BUSY INPUT TWB | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ BUSY Disable to Valid Data ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ Write Hold After BUSY ⁽⁵⁾ TIMING (For SLAVE 71V43) | 714 Cor Mil Min. — — — — — — — — — — — — — 5 30 | 3X45 n'l & itary 40 40 40 30 25 80 55 40 | 714 Com & Min. | 3X55 7, Ind ilitary Max. 40 40 35 30 80 55 40 | 7143) Cor Mili Min. | X70/90 n'l & Max. 45/45 45/45 35/35 30/30 90/90 70/70 40/40 | ns ns ns ns ns ns ns ns ns ns |
| BUSY TIMINO TBAA TBDA TBDA TBDC TBDD TBDD TBDD TAPS TWH BUSY INPUT | G (For MASTER 71V33) BUSY Access Time from Address BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Pulse to Data Delay ⁽¹⁾ Write Data Valid to Read Data Delay ⁽¹⁾ BUSY Disable to Valid Data ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ Write Hold After BUSY ⁽⁵⁾ TIMING (For SLAVE 71V43) BUSY Input to Write ⁽⁴⁾ | 714 Cor Min Min. — — — — — — — — — — — — — — — — — — — | 3X45 n'l & Max. 40 40 40 30 25 80 25 80 55 40 | 714 Com & Min. — — — — — — 5 30 0 | 3X55 ', Ind ilitary Max. 40 40 35 30 80 55 40 | 7143) Cor Mil Min. | X70/90 n'l & itary 45/45 45/45 35/35 30/30 90/90 70/70 40/40 | ns ns ns ns ns ns ns ns ns ns ns ns |

NOTES:


Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy". tbbb is calculated parameter and is greater of 0, twod - twp (actual) or tbbb - tow (actual). 1.

2.


3.

To ensure that the earlier of the two ports wins. To ensure that the write cycle is inhibited on port "B" during contention on port "A". To ensure that a write cycle is completed on port "B" after contention on port "A". "X' in part number indicates power rating (SA or LA). 4. 5. 6.

Timing Waveform of Write Cycle No. 1 (R/W Controlled Timing)^(1,5,8)




Write Cycle No. 2 (CE Controlled Timing)^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = ViL and a R/W = ViL.
- 3. twe is measured from the earlier of \overline{CE} or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- Timing depends on which enable signal (CE or R/W) is asserted last.
 Timing depends on which enable signal is de-asserted first, CE or OE.
- If \overline{OE} is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed 8. on the bus for the required tow. If OE is HIGH during an RIW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. $\dot{R/W}$ for either upper or lower byte.


Timing Waveform of Write with Port-to-Port Read and **BUSY**^(1,2,3)



- 1. To ensure that the earlier of the two ports wins, taps is ignored for Slave (IDT7143).
- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.

4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with $\overline{\text{BUSY}}^{(3)}$




NOTES:

1. twH must be met for both BUSY input (IDT7143, slave) and output (IDT7133, master).


2. BUSY is asserted on port "B" blocking R/W"B", until BUSY "B" goes HIGH.

3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing⁽¹⁾



Timing Waveform of **BUSY** Arbitration Controlled by Addresses⁽¹⁾



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only).

Functional Description

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7133/43 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table 1.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by using the IDT7143 (SLAVE). In the IDT7143, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW. The BUSY outputs on the IDT 7133 RAM are open drain and require pullup resistors.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT7133/43 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the BUSY signal as a write inhibit signal. Thus on the IDT7133 RAM the BUSY pin is an output and on the IDT7143 RAM, the BUSY pin is an input (see Figure 3).

LEFT RIGHT R/W R/W R/W R/W IDT7133 MASTER BUSY BUSY BUSY BUSY 270Ω 270Ω Vcc Vcc R/W R/W IDT7143 SLAVE BUSY BUSY 2746 drw 15

Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT7133 (MASTER) and the IDT7143 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now BUSY and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

Military, Industrial and Commercial Temperature Ranges

Truth Table I – Non-Contention Read/Write Control⁽⁴⁾

| | | LEFT O | r right pc | ORT ⁽¹⁾ | | |
|-------|-------|--------|------------|--------------------|---------|--|
| R/WLB | R/Wub | Ē | ŌĒ | I/O0-7 | I/O8-15 | Function |
| Х | Х | Н | Х | Z | Z | Port Disabled and in Power Down Mode, ISB2, ISB4 |
| Х | Х | Н | Х | Z | Z | CER = CEL = VIH, Power Down Mode, ISB1 or ISB3 |
| L | L | L | Х | DATAIN | DATAIN | Data on Lower Byte and Upper Byte Written into $Memory^{(2)}$ |
| L | Н | L | L | DATAIN | DATAOUT | Data on Lower Byte Written into Memory $^{(\!\!\!\!2)}$, Data in Memory Output on Upper $\text{Byte}^{(3)}$ |
| Н | L | L | L | DATAOUT | DATAIN | Data in Memory Output on Lower Byte $^{(3)}$, Data on Upper Byte Written into Memory $^{(2)}$ |
| L | Н | L | Н | DATAIN | Z | Data on Lower Byte Written into Memory ⁽²⁾ |
| Н | L | L | Н | Z | DATAIN | Data on Upper Byte Written into Memory ⁽²⁾ |
| Н | Н | L | L | DATAOUT | DATAOUT | Data in Memory Output on Lower Byte and Upper Byte |
| Н | Н | L | Н | Z | Z | High Impedance Outputs |

NOTES:

1. Aol - A10L≠Aor - A10r

2. If $\overline{\text{BUSY}}$ = LOW, data is not written.

3. If $\overline{\text{BUSY}}$ = LOW, data may not be valid, see two and tood timing.

4. "H" = HIGH, "L" = LOW, "X" = Don't Care, "Z" = High-Impedance, "LB" = Lower Byte, "UB" = Upper Byte

Truth Table II — Address **BUSY** Arbitration


| | In | puts | Out | puts | |
|-----|-----|----------------------|----------------------|----------------------|------------------------------|
| ĒĒL | CER | Aol-A1ol Aor-A1or | BUSYL ⁽¹⁾ | BUSYR ⁽¹⁾ | Function |
| Х | Х | NO MATCH | Н | Н | Normal |
| Н | Х | MATCH | Н | Н | Normal |
| Х | Н | MATCH | Н | Н | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ⁽³⁾ |
| | | | | | 2746 tbl 14 |

NOTES:

- Pins BUSYL and BUSYR are both outputs on the IDT7133 (MASTER). Both are inputs on the IDT7143 (SLAVE). On Slaves the BUSY input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = ViL will result BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

2746 tbl 13

Ordering Information



Datasheet Document History

| 12/18/98: | Initiated datasheet document history Converted to new format | | | | | |
|-----------|--|--|--|--|--|--|
| | Cosmetic and typographical corrections | | | | | |
| | Added additional notes to pin configurations | | | | | |
| | Page 2 corrected PN100 pinout | | | | | |
| 2/17/99: | Corrected PF ordering code | | | | | |
| 3/9/99: | Cosmetic and typographical corrections | | | | | |
| 6/9/99: | Changed drawing format | | | | | |
| 10/1/99: | Added Industrial Temperature Ranges and removed corresponding notes | | | | | |
| 11/10/99: | Replaced IDT logo | | | | | |
| 4/1/00: | Changed ±500mV to 0mV in notes | | | | | |
| | Page 2 Fixed overbar in pinout | | | | | |
| 6/26/00: | Page 4 Increased storage temperature parameters | | | | | |
| | Clarified TA parameter | | | | | |
| | Page 5 DC Electrical parameters-changed wording from "open" to "disabled | | | | | |
| | | | | | | |



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.