

# CAT25C32/64

## 32K/64K-Bit SPI Serial CMOS EEPROM

## **FEATURES**

- 10 MHz SPI compatible
- 1.8 to 6.0 volt operation
- Hardware and software protection
- Zero standby current
- Low power CMOS technology
- SPI modes (0,0 &1,1)
- Commercial, industrial and automotive temperature ranges

- 1,000,000 program/erase cycles
- 100 year data tetention
- Self-timed write cycle
- 8-pin DIP/SOIC, 14-pin TSSOP and 20-pin TSSOP
- 64-Byte page write buffer
- Block write protection
  - Protect 1/4, 1/2 or all of EEPROM array


## **DESCRIPTION**


The CAT25C32/64 is a 32K/64K-Bit SPI Serial CMOS EEPROM internally organized as 4Kx8/8Kx8 bits. Catalyst's advanced CMOS Technology substantially reduces device power requirements. The CAT25C32/64 features a 64-byte page write buffer. The device operates via the SPI bus serial interface and is enabled though a Chip Select (CS). In addition to the Chip Select, the clock input (SCK), data in (SI) and data out (SO) are

required to access the device. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. The CAT25C32/64 is designed with software and hardware write protection features including Block write protection. The device is available in 8-pin DIP, 8-pin SOIC, 14-pin TSSOP and 20-pin TSSOP packages.

## PIN CONFIGURATION


DIP Package (P, L) SOIC Package (S, V)







## TSSOP Package (U14, Y14)

# Y14) TSSOP Package (U20, Y20)





## **BLOCK DIAGRAM**



## **PIN FUNCTIONS**

Pin Name	Function
SO	Serial Data Output
SCK	Serial Clock
WP	Write Protect
Vcc	+1.8V to +6.0V Power Supply
V <sub>SS</sub>	Ground
CS	Chip Select
SI	Serial Data Input
HOLD	Suspends Serial Input
NC	No Connect

## **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias–55°C to +125°C
Storage Temperature $-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Voltage on any Pin with Respect to V <sub>SS</sub> <sup>1)</sup> –2.0V to +V <sub>CC</sub> +2.0V
$V_{CC}$ with Respect to $V_{SS}2.0 V$ to +7.0 V
Package Power Dissipation Capability (Ta = 25°C)1.0W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current <sup>(2)</sup> 100 mA

## \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N <sub>END</sub> (3)	Endurance	1,000,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(3)</sup>	Data Retention	100		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

## D.C. OPERATING CHARACTERISTICS

 $V_{CC}$  = +1.8V to +6.0V, unless otherwise specified.

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>CC1</sub>	Power Supply Current (Operating Write)			10	mA	V <sub>CC</sub> = 5V @ 10MHz SO=open; CS=Vss
Icc2	Power Supply Current (Operating Read)			2	mA	V <sub>CC</sub> = 5.0V F <sub>CLK</sub> = 10MHz
I <sub>SB</sub>	Power Supply Current (Standby)	0		μΑ	$\overline{CS}$ = V <sub>CC</sub> V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>	
ILI	Input Leakage Current			2	μΑ	
ILO	Output Leakage Current			3	μΑ	Vout = 0V to Vcc, CS = 0V
V <sub>IL</sub> (3)	Input Low Voltage	-1		V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> (3)	Input High Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>OL1</sub>	Output Low Voltage			0.4	V	4.5V≤V <sub>CC</sub> <5.5V
V <sub>OH1</sub>	Output High Voltage	V <sub>CC</sub> - 0.8			V	I <sub>OL</sub> = 3.0mA I <sub>OH</sub> = -1.6mA
V <sub>OL2</sub>	Output Low Voltage			0.2	V	1.8V≤V <sub>CC</sub> <2.7V
V <sub>OH2</sub>	Output High Voltage	V <sub>CC</sub> -0.2			V	I <sub>OL</sub> = 150μΑ I <sub>OH</sub> = -100μΑ

#### Note:

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to  $V_{CC}$  +1V.

## PIN CAPACITANCE (1)

Applicable over recommended operating range from  $T_A=25^{\circ}C$ , f=1.0 MHz,  $VCC=\pm5.0V$  (unless otherwise noted).

Symbol	Test Conditions	Max.	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> =0V
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	V <sub>IN</sub> =0V

## A.C. CHARACTERISTICS

		Limits							
		Vcc= 1.8V-6.0V		Vcc = 2.5V-6.0V		V <sub>CC</sub> = 4.5V-5.5V			Test
SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	UNITS	Conditions
tsu	Data Setup Time	50		50		20		ns	
t <sub>H</sub>	Data Hold Time	50		50		20		ns	
t <sub>WH</sub>	SCK High Time	250		125		40		ns	
t <sub>WL</sub>	SCK Low Time	250		125		40		ns	
f <sub>SCK</sub>	Clock Frequency	DC	1	DC	3	DC	10	MHz	
t <sub>LZ</sub>	HOLD to Output Low Z		50		50		50	ns	
t <sub>RI</sub> <sup>(1)</sup>	Input Rise Time		2		2		2	μs	
t <sub>FI</sub> <sup>(1)</sup>	Input Fall Time		2		2		2	μs	$C_L = 50pF$
t <sub>HD</sub>	HOLD Setup Time	100		100		40		ns	
t <sub>CD</sub>	HOLD Hold Time	100		100		40		ns	
t <sub>WC</sub>	Write Cycle Time		10		10		5	ms	
t <sub>V</sub>	Output Valid from Clock Low		250		250		80	ns	
t <sub>HO</sub>	Output Hold Time	0		0		0		ns	
t <sub>DIS</sub>	Output Disable Time		250		250		75	ns	
t <sub>HZ</sub>	HOLD to Output High Z		150		100		50	ns	
tcs	CS High Time	500		250		200		ns	
tcss	CS Setup Time	500		250		100		ns	
tcsh	CS Hold Time	500		250		100		ns	

3

## NOTE:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

## **FUNCTIONAL DESCRIPTION**

The CAT25C32/64 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT25C32/64 to interface directly with many of today's popular microcontrollers. The CAT25C32/64 contains an 8-bit instruction register. (The instruction set and the operation codes are detailed in the instruction set table)

After the device is selected with  $\overline{CS}$  going low, the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed.

## PIN DESCRIPTION

## SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses, and data to be written to the 25C32/64. Input data is latched on the rising edge of the serial clock.


## **SO: Serial Output**

SO is the serial data output pin. This pin is used to transfer data out of the 25C32/64. During a read cycle, data is shifted out on the falling edge of the serial clock.

## **SCK: Serial Clock**

SCK is the serial clock pin. This pin is used to synchronize

Figure 1. Sychronous Data Timing



Note: Dashed Line= mode (1, 1) — — —

#### **INSTRUCTION SET**

Instruction	Opcode	Operation
WREN	0000 0110	Enable Write Operations
WRDI	0000 0100	Disable Write Operations
RDSR	0000 0101	Read Status Register
WRSR	0000 0001	Write Status Register
READ	0000 0011	Read Data from Memory
WRITE	0000 0010	Write Data to Memory

## Power-Up Timing(2)(3)

Symbol	Parameter	Max.	Units
tpur	Power-up to Read Operation	1	ms
t <sub>PUW</sub>	Power-up to Write Operation	1	ms

#### Note:

- (1) X=0 for 25010, 25020. X=A8 for 25040
- (2) This parameter is tested initially and after a design or process change that affects the parameter.
- (3) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.

the communication between the microcontroller and the 25C32/64. Opcodes, byte addresses, or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK.

## **CS**: Chip Select

CS is the Chip select pin. CS low enables the CAT25C32/64 and CS high disables the CAT25C32/64. CS high takes the SO output pin to high impedance and forces the devices into a Standby Mode (unless an internal write operation is underway). The CAT25C32/64 draws ZERO current in the Standby mode. A high to low transition on CS is required prior to any sequence being initiated. A low to high transition on CS after a valid write sequence is what initiates an internal write cycle.

#### WP: Write Protect

WP is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When WP is tied low and the WPEN bit in the status register is set to "1", all write operations to the status register are inhibited. WP going low while CS is still low

will interrupt a write to the status register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation to the status register. The  $\overline{WP}$  pin function is blocked when the WPEN bit is set to 0.

## **HOLD**: Hold

The  $\overline{HOLD}$  pin is used to pause transmission to the CAT25C32/64 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause,  $\overline{HOLD}$  must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication,  $\overline{HOLD}$  is brought high, while SCK is low. ( $\overline{HOLD}$  should be held high any time this function is not being used.)  $\overline{HOLD}$  may be tied high directly to  $V_{cc}$  or tied to  $V_{cc}$  through a resistor. Figure 9 illustrates hold timing sequence.

## STATUS REGISTER

7	6	5	4	3	2	1	0
WPEN	Х	Х	Х	BP1	BP0	WEL	RDY

## **BLOCK PROTECTION BITS**

Status F	Register Bits	Array Address	Protection
BP1	BP0	Protected	
0	0	None	No Protection
0	1	25C32: 0C00-0FFF 25C64:1800-1FFF	Quarter Array Protection
1	0	25C32: 800-0FFF 25C64:1000-1FFF	Half Array Protection
1	1	25C32: 0000-0FFF 25C64:0000-1FFF	Full Array Protection

## WRITE PROTECT ENABLE OPERATION

WPEN	WP	WEL	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

5

## **STATUS REGISTER**

The Status Register indicates the status of the device.

The RDY (Ready) bit indicates whether the CAT25C32/64 is busy with a write operation. When set to 1 a write cycle is in progress and when set to 0 the device indicates it is ready. This bit is read only.

The WEL (Write Enable) bit indicates the status of the write enable latch. When set to 1, the device is in a Write Enable state and when set to 0 the device is in a Write Disable state. The WEL bit can only be set by the WREN instruction and can be reset by the WRDI instruction.


The BP0 and BP1 (Block Protect) bits indicate which blocks are currently protected. These bits are set by the user issuing the WRSR instruction. The user is allowed to protect quarter of the memory, half of the memory or the entire memory by setting these bits. Once protected the user may only read from the protected portion of the array. These bits are non-volatile.

The WPEN (Write Protect Enable) is an enable bit for the  $\overline{WP}$  pin. The  $\overline{WP}$  pin and WPEN bit in the status register control the programmable hardware write protect feature. Hardware write protection is enabled when  $\overline{WP}$  is low and WPEN bit is set to high. The user cannot write to the status register (including the block protect bits and the WPEN bit) and the block protected sections in the memory array when the chip is hardware write protected. Only the sections of the memory array that are not block protected can be written. Hardware write protection is disabled when either WP pin is high or the WPEN bit is zero.

## **DEVICE OPERATION**

#### Write Enable and Disable

The CAT25C32/64 contains a write enable latch. This latch must be set before any write operation. The device powers up in a write disable state when  $V_{\rm CC}$  is applied. WREN instruction will enable writes (set the latch) to the device. WRDI instruction will disable writes (reset the latch) to the device. Disabling writes will protect the device against inadvertent writes.



## **READ Sequence**

The part is selected by pulling  $\overline{CS}$  low. The 8-bit read instruction is transmitted to the CAT25C32/64, followed by the 16-bit address(the three Most Significant Bits are don't care for 25C64 and four most significant bits are don't care for 25C32).

After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address (1FFFh for 25C64 and FFFh for 25C32) is reached, the address counter rolls over to 0000h allowing the read cycle to be continued indefinitely. The readoperation is terminated by pulling the  $\overline{\text{CS}}$  high.

To read the status register, RDSR instruction should be

sent. The contents of the status register are shifted out on the SO line. The status register may be read at any time even during a write cycle. Read sequece is illustrated in Figure 4. Reading status register is illustrated in Figure 5.

## **WRITE Sequence**

The CAT25C32/64 powers up in a Write Disable state. Prior to any write instructions, the WREN instruction must be sent to CAT25C32/64. The device goes into Write enable state by pulling the  $\overline{\text{CS}}$  low and then clocking the WREN instruction into CAT25C32/64. The  $\overline{\text{CS}}$  must be brought high after the WREN instruction to enable writes to the device. If the write operation is initiated immediately after the WREN instruction without  $\overline{\text{CS}}$  being brought high, the data will not be written to thearray because the write enable latch will not have been properly set. Also, for a successful write operation the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block protection level.





Figure 5. RDSR Instruction Timing



7

## **Byte Write**

Once the device is in a Write Enable state, the user may proceed with a write sequence by setting the  $\overline{CS}$  low, issuing a write instruction via the SI line, followed by the 16-bit address (the three Most Significant Bits are don't care for 25C64 and four most significant bits are don't care for 25C32), and then the data to be written. Programming will start after the  $\overline{CS}$  is brought high. Figure 6 illustrates byte write sequence.

During an internal write cycle, all commands will be ignored except the RDSR (Read Status Register) instruction.

The Status Register can be read to determine if the write cycle is still in progress. If Bit 0 of the Status Register is set at 1, write cycle is in progress. If Bit 0 is set at 0, the device is ready for the next instruction.

## **Page Write**


The CAT25C32/64 features page write capability. After the first initial byte the host may continue to write up to 64 bytes of data to the CAT25C32/64. After each byte of data is received, six lower order address bits

are internally incremented by one; the high order bits of address will remain constant. The only restriction is that the 64 bytes must reside on the same page. If the address counter reaches the end of the page and clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been written. The CAT25C32/64 is automatically returned to the write disable state at the completion of the write cycle. Figure 8 illustrates the page write sequence.

To write to the status register, the WRSR instruction should be sent. Only Bit 2, Bit 3 and Bit 7 of the status register can be written using the WRSR instruction. Figure 7 illustrates the sequence of writing to status register.

#### **DESIGN CONSIDERATIONS**

The CAT25C32/64 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued to perform any writes to the device after power up. Also, on power up CS should be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write the CAT25C32/64 goes into a write disable mode. CS must be set high after the



7


Doc. No. 1001, Rev. E


Note: Dashed Line= mode (1, 1) — — —

HIGH IMPEDANCE

proper number of clock cycles to start an internal write cycle. Access to the array during an internal write cycle is ignored and program-ming is continued. On power up, SO is in a high impedance.


When powering down, the supply should be taken down to 0V, so that the CAT25C32/64 will be reset when power is ramped back up. If this is not possible, then, following a brown-out episode, the CAT25C32/64 can be reset by refreshing the contents of the Status Register (See Application Note AN10).





9

## **ORDERING INFORMATION**



#### Notes:

(1) The device used in the above example is a 25C64SI-1.8TE13 (SOIC, Industrial Temperature, 1.8 Volt to 6 Volt Operating Voltage, Tape & Reel)

## **REVISION HISTORY**

Date	Rev.	Reason
10/29/2003	E	Updated Ordering Information

## Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP TM AE2 TM

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 1001 Revison: E

Issue date: 10/29/03 Type: Final