## Preliminary Technical Data

## FEATURES

Specified for $V_{D D}$ of 2.7 V to 5.25 V
600KSPS for AD7471 (12-Bit)
Low Power:
500 WW max per cycle for 100KSPS @ 3V Supplies
1.065mW max per cycle for 100KSPS @ 5V Supplies Input Bandwidth $=50 \mathrm{KHz}$
70dB typ SNR at 10kHz Input Frequency
Flexible Power/Throughput Rate Management
No Pipeline Delays
High Speed Parallel Interface
Sleep Mode: 50nA typ.
24-Pin SOIC and TSSOP Packages

## GENERAL DESCRIPTION

The AD7471 is a 12-bit high speed, low power, succes-sive-approximation ADC. The part operates from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 600KSPS. The part contains a low-noise track/hold amplifier which can handle input frequencies up to 50 KHz .

The conversion process and data acquisition are controlled using standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CONVST and conversion is also initiated at this point. The BUSY goes high at the start of conversion and goes low 1.4 us later to indicate that the conversion is complete. There are no pipelined delays associated with the part. The conversion result is accessed via standard $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ signals over a high speed parallel interface.
The AD 7471 uses advanced design techniques to achieve extremely low power dissipation at a 100 K Hz throughput rate. With 3 V supplies and 100K SPS throughput rate, the parts consume just $167 \mu \mathrm{~A}$. With 5 V supplies and 100 K SPS, the current consumption is $213 \mu \mathrm{~A}$. The part also offers flexible power/throughput rate management.
It is also possible to operate the parts in an auto shutdown mode, where the part powers up to do a conversion and automatically enters shutdown mode at the end of conversion. $U$ sing this method allows very low power dissipation numbers at lower throughput rates.

## REV. PrB 8/99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM


AD 7471isa12BitpartwithDB0toDB11 asoutputs

The analog input range for the part is 0 to REF IN. The +2.5 V reference is applied externally to the REF IN pin. The conversion rate is determined by the externally-applied clock.

## PRODUCT HIGHLIGHTS

1.100 KHz Throughput with very Low Power Consumption.
2.Flexible Power/T hroughput Rate $M$ anagement The conversion rate is determined by an externally-applied clock allowing the power to be reduced as the conversion rate is reduced. The part also features an autoshutdown mode to maximize power efficiency at lower throughput rates.
3.No Pipeline Delay.

The part features a standard successive-approximation ADC with accurate control of the sampling instant via a $\overline{\text { CONVST }}$ input and once off conversion control.

[^0]
## AD7471-SPECIFICATIONS ${ }^{1}$ $\left(\mathrm{V}_{\text {DD }}=+2.7 \mathrm{~V}\right.$ to +5.25 V , REF $I N=2.5 \mathrm{~V}, \mathrm{f}_{\text {CLKIN }}=10 \mathrm{MHz}$ unless otherwise noted; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAx }}$, unless otherwise noted.)



## AD7471- SPECIFICATIONS ${ }^{1}$

$\left(\mathrm{V}_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \operatorname{REF} I \mathrm{~N}=2.5 \mathrm{~V}, \mathrm{f}_{\text {CLKIN }}=10 \mathrm{MHz}$ unless otherwise noted; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAx, }}$ unless otherwise noted.)

| Parameter | A Version | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |
| $V_{\text {D }}$ | +2.7/+5.25 | $V$ min/max |  |
| $I_{D D}{ }^{4}$ |  |  | Digital I/Ps $=0 \mathrm{~V}$ or DV ${ }_{\text {DD }}$ |
| Normal Mode | 0.23 | mA max | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} . \mathrm{f}_{\mathrm{S}}=100 \mathrm{~K} \mathrm{SPS}$ |
| Quiescent Current | 0.12 | $m A \max$ | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.25 V |
| Normal Mode | 0.18 | $m A \max$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V} . \mathrm{f}_{\mathrm{S}}=100 \mathrm{~K}$ SPS |
| Quiescent Current | 0.12 | $m A \max$ | $V_{D D}=2.7 \mathrm{~V}$ to 3.3 V |
| Shutdown M ode | 1 | uA max | CLK IN $=0 \mathrm{~V}$ or DV ${ }_{\text {DD }}$ |
| Power Dissipation ${ }^{4}$ |  |  | Digital I/Ps $=0 \mathrm{~V}$ or $\mathrm{DV} \mathrm{V}_{\text {D }}$ |
| Normal M ode | 0.677 | mW max | $V_{D D}=5 \mathrm{~V} . \mathrm{f}_{\mathrm{S}}=100 \mathrm{~K}$ SPS |
|  | 0.385 | mW max | $V_{D D}=3 \mathrm{~V} \quad \mathrm{f}_{S}=100 \mathrm{~K}$ SPS |
| Shutdown M ode | 5 3 | uW max uW max | $\begin{aligned} & V_{D D}=5 \mathrm{~V} . C L K \text { IN }=0 \mathrm{~V} \text { or } D V_{D D} \\ & V_{D D}=3 \mathrm{~V} . C L K \text { IN }=0 \mathrm{~V} \text { or } D V_{D D} \end{aligned}$ |

NOTES
${ }^{1} \mathrm{~T}$ emperature ranges as follows: A Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ SN R calculation includes distortion and noisecomponents.
${ }^{3}$ Sample tested @ $+25^{\circ} \mathrm{C}$ to ensure compliance.
${ }^{4}$ See POWER VERSUS THROUGHPUT RATE section.
Specifications subject to change without notice.

TMINGSPECIFICATIONS ${ }^{1}$
$\left(\mathrm{V}_{D D}=+2.7 \mathrm{~V}\right.$ to $+5.25 \mathrm{~V}, \mathrm{REF} \operatorname{IN}=2.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX, }}$ unless otherwise noted. $)$

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ AD7471 | Units | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{CLK}}{ }^{2}$ | 1 | kHz min |  |
|  | 10 | MHz max |  |
| $t_{\text {convert }}$ | 1.4 | us max | $\mathrm{t}_{\text {CLK }}=1 / \mathrm{f}_{\text {CLK }} \mathrm{IN}$ |
| $\mathrm{t}_{\text {WAKEUP }}$ | 1 | us max | Wakeup Time |
| $\mathrm{taca}_{\text {ca }}$ | 250 | ns min | Acquisition Time |
| $\mathrm{t}_{1}$ | 10 | ns min | CONVST Pulse Width |
| $t_{2}{ }^{3}$ | 10 | ns max | $\overline{\text { CONVST }}$ to BUSY Delay, $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ |
|  | 30 | ns max | CONVST to BUSY Delay, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |
| $t_{3}$ | 0 | ns max | BUSY to $\overline{C S}$ Setup Time |
| $\mathrm{t}_{4}{ }^{4}$ | 0 | ns max | $\overline{\overline{\mathrm{CS}}}$ to $\overline{\mathrm{RD}}$ Setup Time |
| $t_{5}$ | 20 | ns min | $\overline{\mathrm{RD}}$ Pulse Width |
| $\mathrm{t}_{6}{ }^{4}$ | 15 | ns min | Data Access Time After Falling Edge of $\overline{\mathrm{RD}}$ |
| $\mathrm{t}_{7}{ }^{5}$ | 8 | ns max | Bus Relinquish Time After Rising Edge of $\overline{\mathrm{RD}}$ |
| $\mathrm{t}_{8}$ | 0 | ns max | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time |
| $\mathrm{t}_{9}$ | 100 | ns min | Quite Time |

NOTES
${ }^{1}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of 1.6 Volts . See Figure 2.
${ }^{2} \mathrm{M}$ ark/Space ratio for the CLK input is $40 / 60$ to $60 / 40$.
${ }^{3} \mathrm{t}_{2}$ is 35 ns max @ $125^{\circ} \mathrm{C}$.
${ }^{4} \mathrm{M}$ easured with the load circuit of F igure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V .
${ }^{5} \mathrm{t}_{7}$ is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1 . T he measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. T his means that the time, $\mathrm{t}_{7}$, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
Specifications subject to change without notice.


Figure 1. Load Circuit for Digital Output Timing Specifications

## ABSOLUTE MAXIMUM RATINGSㅗ

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted)


## NOTES

${ }^{1}$ Stresses above those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditionsfor extended periods may affect devicereliability. ${ }^{2} \mathrm{~T}$ ransient currents of up to 100 mA will not cause SCR latch up.


AD7471 PIN CONFIGURATION

ORDERING GUIDE

| Model | Range | Resolution (Bits) | Package <br> Option ${ }^{1}$ | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD 7471AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 | R-24 |  |
| AD 7471ARU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 | RU-24 |  |
| EVAL-AD $7471 \mathrm{CB}^{2}$ | Evaluation Board Controller Board |  |  |  |
| EVAL-CONTROL BOARD ${ }^{3}$ |  |  |  |  |
| $\begin{aligned} & \text { NOTES } \\ & { }^{1} R=\text { R SOIC; RU }=T S S O P . ~ \end{aligned}$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| ${ }^{2}$ This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/ demonstration purposes. |  |  |  |  |
| ${ }^{3}$ This board is a complete unit allowing a PC to control and communicate with all Analog D evices evaluation boards ending in the CB designators. |  |  |  |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the XX0000 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN FUNCTION DESCRIPTION

| Pin <br> Mnemonic | Function |
| :---: | :---: |
| $\overline{\bar{C}} \bar{S}$ | Chip Select. Active low logic input used in conjunction with $\overline{\mathrm{RD}}$ to access the conversion result. The conversion result is placed on the data bus following the falling edge of both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}} . \overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are both connected to the same AND gate on the input so the signals are interchangeable. $\overline{\mathrm{CS}}$ can be hardwired permanently low. |
| $\overline{\mathrm{R}} \overline{\mathrm{D}}$ | Read Input. Logic Input used in conjunction with $\overline{\mathrm{CS}}$ to access the conversion result. The conversion result is placed on the data bus following the falling edge of both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}} . \overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are both connected to same AND gate on the input so the signals are interchangeable. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ can be hardwired permanently low in which case, the data bus is always active and the result of the new conversion is clocked out slightly before to the BUSY line going low. |
| $\overline{\mathrm{C}} \overline{\mathrm{O}} \overline{\mathrm{N}} \overline{\mathrm{V}} \overline{\mathrm{S}} \overline{\mathrm{T}}$ | Conversion Start Input. Logic Input used to initiate conversion. The input track/hold amplifier goes from track mode to hold mode on the falling edge of $\overline{\text { CONVST }}$ and the conversion process is initiated at this point. The conversion input can be as narrow as 10 ns . If the $\overline{\text { CONVST }}$ input is kept low for the duration of conversion and is still low at the end of conversion, the part will automatically enter sleep mode. If the part enters this sleep mode, the next rising edge of CONVST wakes up the part. Wake-up time for the part is typically $1 \mu \mathrm{~s}$. |
| CLK IN | Master Clock Input. The clock source for the conversion process is applied to this pin. Conversion time for the AD 7471 takes 14 clock cycles. The frequency of this master clock input, therefore, determines the conversion time and achievable throughput rate. While the ADC is not converting, the Clock-In pad is in three-state and thus no clock is going through the part. The frequency range for this clock input is from 1 KHz to 10 MHz . |
| BUSY | BUSY Output. Logic Output indicating the status of the conversion process. The BUSY signal goes high after the falling edge of $\overline{\text { CONVST }}$ and stays high for the duration of conversion. Once conversion is complete and the conversion result is in the output register, the BUSY line returns low. The track/ hold returns to track mode just prior to the falling edge of BUSY and the acquisition time for the part begins when BUSY goes low. If the CONVST input is still low when BUSY goes low, the part automatically enters its sleep mode on the falling edge of BUSY. |
| REF IN | Reference Input. An external reference must be applied to this input. The voltage range for the external reference is $2.5 \mathrm{~V} \pm 1 \%$ for specified performance. |
| $A V_{\text {DD }}$ | Analog Supply Voltage, +2.7 V to +5.25 V . This is the only supply voltage for all analog circuitry on the $A D 7471$. The $A V_{D D}$ and $D V_{D D}$ voltages should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis. This supply should be decoupled to AGND. |
| D $V_{\text {D }}$ | Digital Supply Voltage, +2.7 V to +5.25 V . This is the supply voltage for all digital circuitry on the AD7471 apart from the output drivers. $T$ he $D V_{D D}$ and $A V_{D D}$ voltages should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis. This supply should be decoupled to DGND. |
| AGND | Analog Ground. Ground reference point for all analog circuitry on the AD 7471. All analog input signals and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis. |
| D G N D | Digital Ground. This is the ground reference point for all digital circuitry on the AD7471. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart even on a transient basis. |
| $V_{\text {IN }}$ | Analog Input. Single-ended analog input channel. The input range is 0 V to REFIN. The analog input presents a high dc input impedance. |
| $\mathrm{V}_{\text {DRIVE }}$ | Supply Voltage for the Output Drivers, +2.7 V to +5.25 V . This voltage determines the output high voltage for the data output pins. It allows the $A V_{D D}$ and $D V_{D D}$ to operate at 5 V (and maximize the dynamic performance of the ADC) while the digital outputs can interface to 3 V logic. |
| D B 0-D B11 | Data Bit 0 to Data Bit 11. Parallel digital outputs that provide the conversion result for the part. These are three-state outputs that are controlled by $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$. The output high voltage level for these outputs is determined by the $\mathrm{V}_{\text {drive }}$ input. |

## Preliminary Technical Data

## TERMINOLOGY

## Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point $1 / 2$ LSB below the first code transition, and full scale, a point $1 / 2$ LSB above the last code transition.

## Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Offset Error

This is the deviation of the first code transition ( 00 . . . 000 ) to ( 00 . . . 001) from the ideal, i.e., AGND + 1 LSB.

## Gain Error

The last transition should occur at the analog value $11 / 2$ LSB below the nominal full scale. The first transition is a $1 / 2$ LSB above the low end of the scale (zero in the case of AD7471). The gain error is the deviation of the actual difference between the first and last code transitions from the ideal difference between the first and last code transitions with offset errors removed.

## Track/Hold Acquisition Time

The track/hold amplifier returns into track mode after the end of conversion. Track/H old acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within $\pm 1$ LSB, after the end of conversion.

## Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\mathrm{s}} / 2$ ), excluding dc . The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N -bit converter with a sine wave input is given by:

$$
\text { Signal to ( } \mathrm{N} \text { oise }+\mathrm{D} \text { istortion })=(6.02 \mathrm{~N}+1.76) \mathrm{dB}
$$

Thus for a 12 -bit converter, this is 74 dB and for a 10 -bit converter is 62 dB .

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD 7471 it is defined as:

$$
\text { THD } \quad(\mathrm{dB})=20 \log \frac{\sqrt{\left(\mathrm{~V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}+\mathrm{V}_{6}^{2}\right)}}{\mathrm{V}_{1}}
$$

where $V_{1}$ is the rms amplitude of the fundamental and $V_{2}$, $V_{3}, V_{4}, V_{5}$ and $V_{6}$ are the rms amplitudes of the second through the sixth harmonics.

## Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{f}_{\mathrm{s}} / 2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

## Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3$, etc. Intermodulation distortion terms are those for which neither $m$ nor $n$ is equal to zero. For example, the second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ), while the third order terms include $(2 f a+f b)$, $(2 f a-f b)$, $(f a+2 f b)$ and (fa $-2 f b)$.

The AD7471 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs .

## Aperture Delay

In a sample/hold, the time required after the hold command for the switch to open fully is the aperture delay. The sample is, in effect, delayed by this interval, and the hold command would have to be advanced by this amount for precise timing.

## Aperture Jitter

Aperture jitter is the range of variation in the aperture delay. In other words, it is the uncertainty about when the sample is taken. Jitter is the result of noise which modulates the phase of the hold command. This specification establishes the ultimate timing error, hence the maximum sampling frequency for a given resolution. This error will increase as the input $\mathrm{dV} / \mathrm{dt}$ increases.

## CIRCUIT DESCRIPTION CONVERTER OPERATION

The AD7471 is a 12-bit successive approximation analog-to-digital converter based around a capacitive DAC. The AD 7471 can convert analog input signals in the range 0 V to $\mathrm{V}_{\text {REF }}$. Figure 2 shows a very simplified schematic of the ADC. The Control Logic, SAR and the Capacitive DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition.


Figure 2. Simplified Block Diagram of AD7471
Figure 3 shows the ADC during its acquisition phase. SW2 is closed and SW1 is in Position A. The comparator is held in a balanced condition and the sampling capacitor acquires the signal on $\mathrm{V}_{\text {IN }}$.


Figure 3. ADC Acquisition Phase
Figure 4 shows the ADC during conversion. When conversion starts SW2 will open and SW1 will move to position $B$, causing the comparator to become unbalanced. The ADC then runs through its successive approximation routine and brings the comparator back into a balanced condition. When the comparator is rebalanced, the conversion result is available in the SAR register.


## TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD 7471. Conversion is initiated by a falling edge on $\overline{\text { CONVST. Once }} \overline{\text { CONVST }}$ goes low the BUSY signal goes high, and at the end of conversion the falling edge of BUSY is used to activate an Interrupt Service Routine. The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ lines are then activated in parallel to read the 12 -data bits. The recommended REF IN voltage is 2.5 V providing an analog input range of 0 V to 2.5 V , making the AD7471 a unipolar A/D. It is recommended to perform a dummy conversion after power-up as the first conversion result could be incorrect. This also ensures that the part is in the correct mode of operation. The CONVST pin should not be floating when power is applied as a rising edge on CONVST might not wake up the part.
In Figure 5 the $V_{\text {Drive }}$ pin is tied to $D V_{D D}$, which results in logic output voltage values being either 0 V or $\mathrm{DV}_{\mathrm{DD}}$. The voltage applied to $\mathrm{V}_{\text {DRIVE }}$ controls the voltage value of the output logic signals. For example, if $D V_{D D}$ is supplied by a 5 V supply and $\mathrm{V}_{\text {drive }}$ by a 3 V supply, the logic output voltage levels would be either 0 V or 3 V . This feature allows the AD7471 to interface to 3 V parts while still enabling the $\mathrm{A} / \mathrm{D}$ to process signals at 5 V supply.


Figure 5. Typical Connection Diagram

Figure 4. ADC Conversion Phase

## Preliminary Technical Data

## ADC TRANSFER FUNCTION

The output coding of the AD 7471 is straight binary. The designed code transitions occur at successive integer LSB values (i.e., 1 LSB, 2 LSB, etc.). The LSB size is = (REF IN)/4096. The ideal transfer characteristic for the AD 7471 is shown in Figure 6.


Figure 6. Transfer Characteristic for 12 Bits

## AC ACQUISITION TIME

In ac applications it is recommended to always buffer analog input signals. The source impedance of the drive circuitry must be kept as low as possible to minimize the acquisition time of the ADC. Large values of impedance at the VIN pin of the ADC will cause the THD to degrade at high input frequencies.

| IN PUT BUFFERS | AD 7471 <br> DYNAMIC <br> PERFORMANCE <br> SPECIFICATIONS |  | ```TYPICAL AMPLIFIER CURRENT CONSUMPTION``` |
| :---: | :---: | :---: | :---: |
|  | SN R 50 kH z | THD 50 kHz |  |
| AD 8047 | 70 | 78 | 5.8 mA |
| A D 8051 | 68.6 | 78 | 4.4 mA |

Figure 7. Recommended Input Buffers

## Reference Input

The following references are best suited for use with the AD 7471.

A D R 291
AD 780
AD 192
For optimum performance, a 2.5 V reference is recommended. The part can function with a reference up to 3 V and down to 2 V , but the performance deteriorates.

## DC Acquisition Time

The ADC starts a new acquisition phase at the end of a conversion and ends it on the falling edge of the CONVST signal. At the end of conversion there is a settling time associated with the sampling circuit. This settling time lasts approximately 250 ns. The analog signal on $\mathrm{V}_{\text {IN }}$ is also being acquired during this settling time; therefore, the minimum acquisition time needed is approximately 250 ns.
Figure 8 shows the equivalent charging circuit for the sampling capacitor when the ADC is in its acquisition
phase. R3 represents the source impedance of a buffer amplifier or resistive network, R1 is an internal switch resistance, R2 is for bandwidth control and C1 is the sampling capacitor. C2 is back-plate capacitance and switch parasitic capacitance.

During the acquisition phase the sampling capacitor must be charged to within 1 LSB of its final value.


Figure 8. EquivalentSampling Circuit

## ANALOG INPUT

Figure 9 shows the equivalent circuit of the analog input structure of the AD 7471. The two diodes, D 1 and D2, provide ESD protection for the analog inputs. The capacitor C3 is typically about 4 pF and can be primarily attributed to pin capacitance. The resistor R1 is an internal switch resistance. This resistor is typically about 125 . The capacitor C1 is the sampling capacitor while R2 is used for bandwidth control.


Figure 9. Equivalent Analog Input Circuit

## CLOCK SOURCES

The max CLK specification for the AD 7471 is 10 MHz . This frequency is a standard off-the-shelf oscillator frequency. $M$ any manufacturers produce oscillator modules at this frequency or close to this frequency. Of course any clock source can be used, not just crystal oscillators.

## PARALLEL INTERFACE

The parallel interface of the AD7471 is 12 -bits wide. The output data buffers are activated when both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are logic low. At this point the contents of the data register are placed onto the data bus. Figure 10 shows the timing diagram for the parallel port.
Figure 11 shows the timing diagram for the parallel port when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are tied permanently low. In this setup, once the BUSY line goes from high to low the conversion
process is completed. The data is available on the output bus slightly before the falling edge of BUSY.
It is important to point out that data bus cannot change state while the A/D is doing a conversion as this would have a detrimental effect on the conversion in progress. The data out lines will go three-state again when either the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$ line goes high. Thus the $\overline{\mathrm{CS}}$ can be tied low permanently, leaving the $\overline{\mathrm{RD}}$ line to control conversion result access. Please reference the $\mathrm{V}_{\text {Drive }}$ section for output voltage levels.


Figure 10. Parallel Port Timing


Figure 11. Parallel Port Timing with $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ Tied Low


Figure 12. Wake-Up Timing Diagram (Burst Clock)


Figure 13. Mode 2 Operation

## OPERATING MODES

The AD7471 has two possible modes of operation depending on the state of the CONVST pulse at the end of a conversion, M ode 1 and M ode 2. There is a continuous clock on the CLK IN pin.

## Mode 1 (High Speed Sampling)

In this mode of operation the CONVST pulse is brought high before the end of conversion i.e., before the BUSY goes low (see Figure 10). If the CONVST pin is brought from high to low while BUSY is high, the conversion is restarted. When operating in this mode a new conversion should not be initiated until 250 ns after BUSY goes low. This acquisition time allows the track/hold circuit to accurately acquire the input signal. As mentioned earlier, a read should not be done during a conversion. This mode facilitates the fastest throughput times for the AD 7471.

## Mode 2 (Sleep Mode)

Figure 13 shows AD 7471 in M ode 2 operation where the ADC goes into sleep mode after conversion. The
CONVST line is brought low to initiate a conversion and remains low until after the end of conversion. If CONVST goes high and low again while BUSY is high, the conversion is restarted. Once the BUSY line goes from a high to a low, the CONVST line has its status checked and, if low, the part enters sleep mode.
The device wakes up again on the rising edge of the CONVST signal. There is a wake-up time of typically 1 $\mu \mathrm{s}$ after the rising edge of CONVST before the BUSY line can go high to indicate start of conversion. BUSY will only go high once CONVST goes low. The CONVST line can go from a high to a low during this wake-up time, but the conversion will still not be initiated until after the $1 \mu \mathrm{~s}$ wake-up time. Superior power performance can be achieved in this mode of operation by waking up the AD 7471 only to carry out a conversion.

## Burst Mode

Burst mode on the AD 7471 is a subsection of M ode 1 and M ode 2 , the clock is noncontinuous. Figure 12 shows how the ADC works in burst mode for Mode 2. The clock needs only to be switched on during conversion, maximum of 14 clock cycles for the AD 7471. As the clock is off during nonconverting intervals, system power is saved.

The BUSY signal can be used to gate the CLK IN pulses. The ADC does not begin the conversion process until the first CLK IN rising edge after BUSY goes high. The clock needs to start less than two clock cycles away from the CONVST active edge otherwise INL deteriorates; e.g., if the clock frequency is 10 M Hz the clock must start within 200 ns of CONVST going low. In Figure 12 the A-D converter section is put into sleep mode once conversion is completed and on the rising edge of CONVST it is woken up again; the user must be wary of the wake-up time as this will reduce the sampling rate of the ADC.

## VRIVE

The $V_{\text {DRIVE }}$ pin is used as the voltage supply to the output drivers and is a separate supply from $A V_{D D}$ and $D V_{D D}$. The purpose of using a separate supply for the output drivers is that the user can vary the output high voltage, $\mathrm{V}_{\mathrm{OH}}$, from the $V_{D D}$ supply to the $A D 7471$. For example, if $A V_{D D}$ and $D V_{D D}$ is using a 5 V supply, the $V_{\text {DRIVE }}$ pin can be powered from a 3 V supply. The ADC has better dynamic performance at 5 V than at 3 V , so operating the part at 5 V , while still being able to interface to 3 V parts, pushes the AD 7471 to the top bracket of high performance 12 -bit A/ Ds. Of course, the ADC can have its $\mathrm{V}_{\text {Drive }}$ and $D V_{D D}$ pins connected together and be powered from a 3 V or 5 V supply.
All outputs are powered from $\mathrm{V}_{\text {Drive. }}$. $\operatorname{lhese}$ are all the data out pins and the BUSY pin. The $\overline{\text { CONVST }}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$ and CLK IN signals are related to the $D V_{D D}$ voltage.

## POWER-UP

It is recommended that the user performs a dummy conversion after power-up, as the first conversion result could be incorrect. This also ensures that the parts is in the correct mode of operation. The recommended power-up sequence is as follows:

| $1>$ GND | $4>$ Digital Inputs |
| :--- | :--- |
| $2>V_{\text {DD }}$ | $5>$ REF IN |
| $3>V_{\text {DRIVE }}$ | $6>V_{\text {IN }}$ |

$1>$ GND $4>$ Digital Inputs
$3>V_{\text {DRIVE }}$
$6>V_{\text {IN }}$

## POWER V'S THROUGHPUT

The two modes of operation for this part will produce different power performances, M ode 1 and M ode 2 - see Operating M odes section of the data sheet for more detail descriptions of these modes. Mode 2 is Automatic PowerDown of the part after conversion and it achieves the optimum power poformance from the AD 7471.

## Mode 1

Figure 14 shows the AD 7471 conversion sequence in Mode 1 using a throughput rate of 100 kSPS and a clock frequency of 10 MHz . At 5 V supply the current consumption for the part when converting is typically $200 \mu \mathrm{~A}$ and the quiescent current is $116 \mu \mathrm{~A}$. The digital current consumption is typically $85 \mu \mathrm{~A}$. The conversion time of $1.4 \mu \mathrm{~s}$ contributes $140 \mu \mathrm{~W}$ to the overall power dissipation in the following way:

$$
(1.4 \mu \mathrm{~s} / 10 \mu \mathrm{~s}) \times(5 \times 200 \mu \mathrm{~A})=140 \mu \mathrm{~W}
$$

The contribution to the total power dissipated by the remaining $8.6 \mu \mathrm{~s}$ of the cycle is $498 \mu \mathrm{~W}$.

$$
(8.6 \mu \mathrm{~s} / 10 \mu \mathrm{~s}) \times(5 \times 116 \mu \mathrm{~A})=498 \mu \mathrm{~W}
$$

Thus the power dissipated during each cycle, which includes digital current consumption, is......

$$
140 \mu \mathrm{~W}+498 \mu \mathrm{~W}+(5 \times 85 \mu \mathrm{~W})=1.063 \mathrm{~mW}
$$



Figure 14. Mode 1 Power Dissipation

## Mode 2

Figure 15 shows the AD 7471 conversion sequence in Mode 2 using a throughput rate of 100 kSPS and a clock frequency of 10 M Hz . At 5 V supply the current consumption for the part when converting is $200 \mu \mathrm{~A}$, while the sleep current is $1 \mu \mathrm{~A}$ max. The power dissipated during this power-down is negligible and is thus not worth considering in the total power figure. During the wake-up phase, the AD 7471 will draw $120 \mu \mathrm{~A}$. Overall power dissipated is:
$(1.4 \mu \mathrm{~s} / 10 \mu \mathrm{~s}) \times(5 \times 200 \mu \mathrm{~A})+(1 \mu \mathrm{~s} / 10 \mu \mathrm{~s}) \times(5 \times 120 \mu \mathrm{~A})=200 \mu \mathrm{~W}$


Figure 15. Mode 2 Power Dissipation

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


## 24-LEAD TSSOP (RU-24)




[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703

    Analog Devices, Inc., 1998

