4M high Speed SRAM (256-kword  $\times$  16-bit)

# HITACHI

ADE-203-1037A (Z) Rev. 1.0 Apr. 15, 1999

#### **Description**

The HM6216255HI Series is a 4-Mbit high speed static RAM organized 256-k word  $\times$  16-bit. It has realized high speed access time by employing CMOS process (4-transistor + 2-poly resistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in 400-mil 44-pin plastic SOJ and 400-mil 44-pin plastic TSOPII.

#### **Features**

• Single 5.0 Vsupply:  $5.0 \text{ V} \pm 10 \%$ 

• Access time: 12/15 ns (max)

• Completely static memory

- No clock or timing strobe required

• Equal access and cycle times

• Directly TTL compatible

— All inputs and outputs

• Operating current: 200/180 mA (max)

• TTL standby current: 60/50 mA (max)

• CMOS standby current: 5 mA (max)

Center V<sub>CC</sub> and V<sub>SS</sub> type pinout


• Temperature range: -40 to 85°C



#### **Ordering Information**

Type No.	Access time	Package
HM6216255HJPI-12 HM6216255HJPI-15	12 ns 15 ns	400-mil 44-pin plastic SOJ (CP-44D)
HM6216255HTTI-12 HM6216255HTTI-15	12 ns 15 ns	400-mil 44-pin plastic TSOPII (TTP-44DE)


#### **Pin Arrangement**



#### **Pin Description**

Pin name	Function	Pin name	Function
A0 to A17	Address input	UB	Upper byte select
I/O1 to I/O16	Data input/output	LB	Lower byte select
CS	Chip select	V <sub>CC</sub>	Power supply
OE	Output enable	V <sub>SS</sub>	Ground
WE	Write enable	NC	No connection

## **Block Diagram**



## **Operation Table**

CS	OE	WE	LB	UB	Mode	V <sub>CC</sub> current	I/O1–I/O8	I/O9-I/O16	Ref. cycle
Н	×	×	×	×	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	High-Z	_
L	Н	Н	×	×	Output disable	I <sub>CC</sub>	High-Z	High-Z	_
L	L	Н	L	L	Read	I <sub>CC</sub>	Output	Output	Read cycle
L	L	Н	L	Н	Lower byte read	Icc	Output	High-Z	Read cycle
L	L	Н	Н	L	Upper byte read	I <sub>CC</sub>	High-Z	Output	Read cycle
L	L	Н	Н	Н	_	Icc	High-Z	High-Z	_
L	×	L	L	L	Write	Icc	Input	Input	Write cycle
L	×	L	L	Н	Lower byte write	I <sub>CC</sub>	Input	High-Z	Write cycle
L	×	L	Н	L	Upper byte write	Icc	High-Z	Input	Write cycle
L	×	L	Н	Н	_	I <sub>CC</sub>	High-Z	High-Z	_

Note: x: H or L

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC} + 0.5^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0* <sup>3</sup> /1.3* <sup>4</sup>	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_T$  (min) = -2.0 V for pulse width (under shoot) 8 ns

2.  $V_T$  (max) =  $V_{CC}$  + 2.0 V for pulse width (over shoot) 8 ns

3. At still air condition

4. At air flow 1.0 m/s

### **Recommended DC Operating Conditions** ( $Ta = -40 \text{ to } +85^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub> *2	4.5	5.0	5.5	V
	V <sub>SS</sub> *3	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	_	$V_{CC} + 0.5^{*2}$	V
	V <sub>IL</sub>	-0.5* <sup>1</sup>	_	0.8	V

Notes: 1.  $V_{IL}$  (min) = -2.0 V for pulse width (under shoot) 8 ns

- 2.  $V_{IH}$  (max) =  $V_{CC}$  + 2.0 V for pulse width (over shoot) 8 ns
- 3. The supply voltage with all  $V_{CC}$  pins must be on the same level.
- 4. The supply voltage with all V<sub>SS</sub> pins must be on the same level.

#### **DC Characteristics** (Ta = -40 to +85°C, $V_{CC} = 5.0 \text{ V} \pm 10 \text{ %}$ , $V_{SS} = 0 \text{ V}$ )

Parameter		Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions
Input leakage current		I <sub>LI</sub>	_	_	2	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current*1		I <sub>LO</sub>	_	_	2	μΑ	Vin = V <sub>SS</sub> to V <sub>CC</sub>
Operating power supply current	12 ns cycle	I <sub>CC</sub>	_	_	200	mA	Min cycle $CS = V_{IL}$ , lout = 0 mA Other inputs = $V_{IH}/V_{IL}$
	15 ns cycle	Icc	_	_	180	_	
Standby power supply current	12 ns cycle	I <sub>SB</sub>	_	_	60	mA	Min cycle, $CS = V_{IH}$ , Other inputs = $V_{IH}/V_{IL}$
	15 ns cycle	I <sub>SB</sub>	_	_	50		
		I <sub>SB1</sub>	_	0.1	5	mA	
Output voltage		$V_{OL}$	_	_	0.4	V	I <sub>OL</sub> = 8 mA
		V <sub>OH</sub>	2.4	_	_	V	$I_{OH} = -4 \text{ mA}$

Note: 1. Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

#### **Capacitance** (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	_	6	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_	_	8	pF	V <sub>I/O</sub> = 0 V


Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to +85°C,  $V_{CC} = 5.0 \text{ V} \pm 10 \text{ %}$ , unless otherwise noted.)

#### **Test Conditions**

Input pulse levels: 3.0 V/0.0 VInput rise and fall time: 3 ns

Input and output timing reference levels: 1.5 VOutput load: See figures (Including scope and jig)



#### Read Cycle

Chip deselect to output in high-Z

Output disable to output in high-Z

Byte deselect to output in high-Z

Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	12	_	15		ns	
Address access time	t <sub>AA</sub>	_	12	_	15	ns	
Chip select access time	t <sub>ACS</sub>	_	12		15	ns	
Output enable to output valid	t <sub>OE</sub>	_	6	_	7	ns	
Byte select to output valid	t <sub>LB</sub> , t <sub>UB</sub>	_	6	_	7	ns	
Output hold from address change	t <sub>OH</sub>	3	_	3	_	ns	
Chip select to output in low-Z	t <sub>CLZ</sub>	3	_	3	_	ns	1
Output enable to output in low-Z	t <sub>OLZ</sub>	0	_	0	_	ns	1
Byte select to output in low-Z	t <sub>LBLZ</sub> , t <sub>UBLZ</sub>	0	_	0	_	ns	1

 $t_{CHZ}$ 

 $t_{\text{OHZ}}$ 

 $t_{\text{LBHZ}},\,t_{\text{UBHZ}}$ 

HM6216255HI

6

6

-15

7

7

7

1

1

1

ns

ns

ns

#### Write Cycle

	62			


		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	12	_	15	_	ns	
Address valid to end of write	t <sub>AW</sub>	8	_	10	_	ns	
Chip select to end of write	t <sub>CW</sub>	8	_	10	_	ns	8
Write pulse width	t <sub>WP</sub>	8	_	10	_	ns	7
Byte select to end of write	$t_{LBW},t_{UBW}$	8	_	10	_	ns	9, 10
Address setup time	t <sub>AS</sub>	0	_	0	_	ns	5
Write recovery time	t <sub>WR</sub>	0	_	0	_	ns	6
Data to write time overlap	t <sub>DW</sub>	6	_	7	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	ns	
Write disable to output in low-Z	t <sub>OW</sub>	3	_	3	_	ns	1
Output disable to output in high-Z	t <sub>OHZ</sub>	_	6	_	7	ns	1
Write enable to output in high-Z	t <sub>WHZ</sub>	_	6	_	7	ns	1

Notes: 1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.


- 2. If the CS or LB or UB low transition occurs simultaneously with the WE low transition or after the WE transition, output remains a high impedance state.
- 3. WE and/or CS must be high during address transition time.
- 4. If CS, OE, LB and UB are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 5. t<sub>AS</sub> is measured from the latest address transition to the latest of CS, WE, LB or UB going low.
- 6. twR is measured from the earliest of CS, WE, LB or UB going high to the first address transition.
- 7. A write occurs during the overlap of low CS, low WE and low LB or low UB.
- 8. t<sub>CW</sub> is measured from the later of CS going low to the end of write.
- 9. t<sub>LBW</sub> is measured from the later of LB going low to the end of write.
- $10.\,t_{UBW}$  is measured from the later of UB going low to the end of write.

## **Timing Waveforms**


Read Timing Waveform (1) (WE =  $V_{IH}$ )




# Read Timing Waveform (2) $(WE=V_{IH},\,LB=V_{IL},\,UB,=V_{IL})$




#### Write Timing Waveform (1) (LB, UB Controlled)



#### Write Timing Waveform (2) (WE Controlled)




## Write Timing Waveform (3) (CS Controlled)




#### **Package Dimensions**

#### HM6216255HJPI Series (CP-44D)



#### HM6216255HTTI Series (TTP-44DE)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# ITACH

Semiconductor & Integrated Circuits. NipponBldg, 2-6-2 Ohte-madhi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

North America

http:semiconductor.hitachi.com/ Europe http://www.hitachi-eu.com/hel/ecg

Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.has.hitachi.com.sg/grp3/sicdfindex.htm http://www.hitachi.com.tw/B/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicdfindx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 Bast Terman Drive Sen Josep CM 95154 Tel: c15 (408) 455-1990 Fex: c15 (408) 455-0225

Bectronic companents Group Domecher Streiße 5 D85622 Feldkirchen, Munich Tel: -466 (89) 9 9180-0 Fex: -466 (89) 9 2 9 50 00 Hinahi Europ+Ltd.

Hitadri Europe GmbH

amponente Group. Bectronic 0 Lower Cooldness Road Maidanhaad Tel: c446 (1628) 58500 Fex c446 (1628) 585000

Historia A de Para Ltd. 15 Colyer Gasy \$20.00 His chi Tover Sngspcr+042018 Tel: \$352 100 Fex 535-1533

Taipei Branch Office 3F, Hung Kuo Beikling, No. 167, Tun-Hwa North Roed, Taipei (105) Tel: c3856 (2) 2718-3685 Fex: c3856 (2) 2718-3180

His chi Asis (Hong Kong) Ltd. Group III (Bectronic Components) 7/F., North Tower, World Finence C Herbour Oby, Oenion Road, Teim She Teui,

Kowloon, Hong Kong Tel: c8525 (2) 755 92 18 Fex: c8525 (2) 750 0381 Telec: 40815 HITECHX

Copyright @Hitachi, Lbd., 1998, All rights reserved. Printed in Japan.

## **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Apr. 15, 1999	Initial issue		