



128K x 36, 3.3V Synchronous SRAM with ZBT™ Feature, Burst Counter and Pipelined Outputs

IDT71V546

Features

- ◆ 128K x 36 memory configuration, pipelined outputs
- ◆ Supports high performance system speed - 133 MHz (4.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized registered outputs eliminate the need to control \overline{OE}
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write ($\overline{BW1}$ - $\overline{BW4}$) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ Single 3.3V power supply ($\pm 5\%$)
- ◆ Packaged in a JEDEC standard 100-pin TQFP package

Description

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as 128K x 36 bits. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT™, or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later its associated data cycle occurs, be it read or write.

The IDT71V546 contains data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (\overline{CEN}) pin allows operation of the IDT71V546 to be suspended as long as necessary. All synchronous inputs are ignored when \overline{CEN} is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{CE1}$, $CE2$, $\overline{CE2}$) that allow the user to deselect the device when desired. If any one of these three is not active when $\overline{ADV/LD}$ is low, no new memory operation can be initiated and any burst that was in progress is stopped. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write initiated.

The IDT71V546 has an on-chip burst counter. In the burst mode, the IDT71V546 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The $\overline{ADV/LD}$ signal is used to load a new external address ($\overline{ADV/LD}$ = LOW) or increment the internal burst counter ($\overline{ADV/LD}$ = HIGH).

The IDT71V546 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for high board density.

Pin Description Summary

A0 - A16	Address Inputs	Input	Synchronous
$\overline{CE1}$, $CE2$, $\overline{CE2}$	Three Chip Enables	Input	Synchronous
\overline{OE}	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
\overline{CEN}	Clock Enable	Input	Synchronous
$\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, $\overline{BW4}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$\overline{ADV/LD}$	Advance Burst Address / Load New Address	Input	Synchronous
\overline{LBO}	Linear / Interleaved Burst Order	Input	Static
I/O0 - I/O31, I/OP1 - I/OP4	Data Input/Output	I/O	Synchronous
VDD	3.3V Power	Supply	Static
VSS	Ground	Supply	Static

3821 tbl 01

Pin Definitions⁽¹⁾


Symbol	Pin Function	I/O	Active	Description
A0 - A16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADV/LD Low, CEN Low and true chip enables.
ADV/LD	Address/Load	I	N/A	ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.
R/W	Read/Write	I	N/A	R/W signal is a synchronous input that identified whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock.
BW1 - BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Enable 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1 - BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1 - BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71V546. (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. the ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2.
CLK	Clock	I	N/A	This is the clock input to the IDT71V546. Except for OE, all timing references for the device are made with respect to the rising edge of CLK.
I/O0 - I/O31 I/OP1 - I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When LBO is high the Interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static DC input.
OE	Output Enable	I	LOW	Asynchronous output enable. OE must be low to read data from the 71V546. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low.
VDD	Power Supply	N/A	N/A	3.3V power supply input.
VSS	Ground	N/A	N/A	Ground pin.

3821 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



3821 drw 01

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD
Commercial	0°C to +70°C	0V	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%

3821 tbl 03

Recommended DC Operating Conditions


Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Supply Voltage	3.135	3.3	3.465	V
VSS	Ground	0	0	0	V
VIH	Input High Voltage - Inputs	2.0	—	4.6	V
VIH	Input High Voltage - I/O	2.0	—	VDD+0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

3821 tbl 04

NOTES:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

Pin Configuration



Top View TQFP

NOTES:

- Pin 14 does not have to be connected directly to V_{DD} as long as the input voltage is $\geq V_{IH}$.
- Pins 83 and 84 are reserved for future A17 (8M) and A18 (16M) respectively.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	2.0	W
I _{OUT}	DC Output Current	50	mA

3821 tbl 05

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{DD} and Input terminals only.
- I/O terminals.

Capacitance

(T_A = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	5	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 3dV	7	pF

3821 tbl 06

NOTE:

- This parameter is guaranteed by device characterization, but not production tested.

Synchronous Truth Table⁽¹⁾

\overline{CEN}	R/W	Chip ⁽⁶⁾ Enable	ADV/LD	\overline{BW}_x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	H	Select	L	X	External	X	LOAD READ	Q ⁽⁷⁾
L	X	X	H	Valid	Internal	LOAD WRITE/ BURST WRITE	BURST WRITE (Advance Burst Counter) ⁽²⁾	D ⁽⁷⁾
L	X	X	H	X	Internal	LOAD READ/ BURST READ	BURST READ (Advance Burst Counter) ⁽²⁾	Q ⁽⁷⁾
L	X	Deselect	L	X	X	X	DESELECT or STOP ⁽³⁾	HiZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HiZ
H	X	X	X	X	X	X	SUSPEND ⁽⁴⁾	Previous Value

3821 tbl 07

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either (\overline{CE}_1 , or \overline{CE}_2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When \overline{CEN} is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, CE2 = H on these chip enables. Chip is deselected if either one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

Operation	R/W	\overline{BW}_1	\overline{BW}_2	\overline{BW}_3	\overline{BW}_4
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O [0:7], I/OP1) ⁽²⁾	L	L	H	H	H
WRITE BYTE 2 (I/O [8:15], I/OP2) ⁽²⁾	L	H	L	H	H
WRITE BYTE 3 (I/O [16:23], I/OP3) ⁽²⁾	L	H	H	L	H
WRITE BYTE 4 (I/O [24:31], I/OP4) ⁽²⁾	L	H	H	H	L
NO WRITE	L	H	H	H	H

3821 tbl 08

NOTES:

1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

Interleaved Burst Sequence Table ($\overline{LBO}=VDD$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

3821 tbl 09

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table ($\overline{LBO}=VSS$)


	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

3821 tbl 10

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾



NOTE:

3821 drw 03

1. This assumes \overline{CEN} , $\overline{CE1}$, $CE2$, $\overline{CE2}$ are all true.
2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(1)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Load read
n+1	X	X	H	X	L	X	X	X	Burst read
n+2	A1	H	L	L	L	X	L	Q0	Load read
n+3	X	X	L	H	L	X	L	Q0+1	Deselect or STOP
n+4	X	X	H	X	L	X	L	Q1	NOOP
n+5	A2	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	X	Z	Burst read
n+7	X	X	L	H	L	X	L	Q2	Deselect or STOP
n+8	A3	L	L	L	L	L	L	Q2+1	Load write
n+9	X	X	H	X	L	L	X	Z	Burst write
n+10	A4	L	L	L	L	L	X	D3	Load write
n+11	X	X	L	H	L	X	X	D3+1	Deselect or STOP
n+12	X	X	H	X	L	X	X	D4	NOOP
n+13	A5	L	L	L	L	L	X	Z	Load write
n+14	A6	H	L	L	L	X	X	Z	Load read
n+15	A7	L	L	L	L	L	X	D5	Load write
n+16	X	X	H	X	L	L	L	Q6	Burst write
n+17	A8	H	L	L	L	X	X	D7	Load read
n+18	X	X	H	X	L	X	X	D7+1	Burst read
n+19	A9	L	L	L	L	L	L	Q8	Load write

3821 tbl 11

NOTES:

- $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $CE2 = H$. $CE = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $CE2 = L$.
- H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/ \bar{W}	ADV/ \bar{LD}	$\bar{CE}^{(2)}$	\bar{CEN}	\bar{BW}_x	\bar{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	X	X	L	Q0	Contents of Address A0 Read Out

3821 tbl 12

NOTE:

- H = High; L = Low; X = Don't Care; Z = High Impedance.
- $\bar{CE} = L$ is defined as $\bar{CE}1 = L$, $\bar{CE}2 = L$ and $CE2 = H$. $\bar{CE} = H$ is defined as $\bar{CE}1 = H$, $\bar{CE}2 = H$ or $CE2 = L$.

Burst Read Operation⁽¹⁾

Cycle	Address	R/ \bar{W}	ADV/ \bar{LD}	$\bar{CE}^{(2)}$	\bar{CEN}	\bar{BW}_x	\bar{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	X	X	Clock Setup Valid, Advance Counter
n+2	X	X	H	X	L	X	L	Q0	Address A0 Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q0+1	Address A0+1 Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+5	A1	H	L	L	L	X	L	Q0+3	Address A0+3 Read Out, Load A1
n+6	X	X	H	X	L	X	L	Q0	Address A0 Read Out, Inc. Count
n+7	X	X	H	X	L	X	L	Q1	Address A1 Read Out, Inc. Count
n+8	A2	H	L	L	L	X	L	Q1+1	Address A1+1 Read Out, Load A2

3821 tbl 13

NOTE:

- H = High; L = Low; X = Don't Care; Z = High Impedance..
- $\bar{CE} = L$ is defined as $\bar{CE}1 = L$, $\bar{CE}2 = L$ and $CE2 = H$. $\bar{CE} = H$ is defined as $\bar{CE}1 = H$, $\bar{CE}2 = H$ or $CE2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	X	Clock Setup Valid
n+2	X	X	X	X	L	X	X	D0	Write to Address A0

3821 tbl 14

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	X	Clock Setup Valid, Inc. Count
n+2	X	X	H	X	L	L	X	D0	Address A0 Write, Inc. Count
n+3	X	X	H	X	L	L	X	D0+1	Address A0+1 Write, Inc. Count
n+4	X	X	H	X	L	L	X	D0+2	Address A0+2 Write, Inc. Count
n+5	A1	L	L	L	L	L	X	D0+3	Address A0+3 Write, Load A1
n+6	X	X	H	X	L	L	X	D0	Address A0 Write, Inc. Count
n+7	X	X	H	X	L	L	X	D1	Address A1 Write, Inc. Count
n+8	A2	L	L	L	L	L	X	D1+1	Address A1+1 Write, Load A2

3821 tbl 15

NOTE:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation With Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	A0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A1	H	L	L	L	X	X	X	Clock Valid
n+3	X	X	X	X	H	X	L	Q0	Clock Ignored. Data Q0 is on the bus
n+4	X	X	X	X	H	X	L	Q0	Clock Ignored. Data Q0 is on the bus
n+5	A2	H	L	L	L	X	L	Q0	Address A0 Read out (but trans.)
n+6	A3	H	L	L	L	X	L	Q1	Address A1 Read out (bus trans.)
n+7	A4	H	L	L	L	X	L	Q2	Address A2 Read out (bus trans.)

3821 tbl 16

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $CE2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	$\overline{CE}^{(2)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	A0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A1	L	L	L	L	L	X	X	Clock Valid
n+3	X	X	X	X	H	X	X	X	Clock Ignored
n+4	X	X	X	X	H	X	X	X	Clock Ignored
n+5	A2	L	L	L	L	L	X	D0	Write data D0
n+6	A3	L	L	L	L	L	X	D1	Write data D1
n+7	A4	L	L	L	L	L	X	D2	Write data D2

3821 tbl 17

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $CE2 = L$.

Read Operation With Chip Enable Used⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(1)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected
n+1	X	X	L	H	L	X	X	?	Deselected
n+2	A0	H	L	L	L	X	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP
n+4	A1	H	L	L	L	X	L	Q0	Address A0 read out. Load A1
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP
n+6	X	X	L	H	L	X	L	Q1	Address A1 Read out. Deselected
n+7	A2	H	L	L	L	X	X	Z	Address and Control meet setup
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP
n+9	X	X	L	H	L	X	L	Q2	Address A2 read out. Deselected

3821 tbl 18

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $CE2 = L$.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation With Chip Enable Used⁽¹⁾

Cycle	Address	R/ \overline{W}	ADV/ \overline{LD}	$\overline{CE}^{(1)}$	\overline{CEN}	\overline{BW}_x	\overline{OE}	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected
n+1	X	X	L	H	L	X	X	?	Deselected
n+2	A0	L	L	L	L	L	X	Z	Address and Control meet setup
n+3	X	X	L	H	L	X	X	Z	Deselected or STOP
n+4	A1	L	L	L	L	L	X	D0	Address D0 Write In. Load A1
n+5	X	X	L	H	L	X	X	Z	Deselected or STOP
n+6	X	X	L	H	L	X	X	D1	Address D1 Write In. Deselected
n+7	A2	L	L	L	L	L	X	Z	Address and Control meet setup
n+8	X	X	L	H	L	X	X	Z	Deselected or STOP
n+9	X	X	L	H	L	X	X	D2	Address D2 Write In. Deselected

3821 tbl 19

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $CE2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $CE2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage Current	V _{DD} = Max., V _{IN} = 0V to V _{DD}	—	5	μA
I _{LI}	$\overline{\text{LBO}}$ Input Leakage Current ⁽¹⁾	V _{DD} = Max., V _{IN} = 0V to V _{DD}	—	30	μA
I _{LO}	Output Leakage Current	$\overline{\text{CE}} \geq V_{IH}$ or $\overline{\text{OE}} \geq V_{IH}$, V _{OUT} = 0V to V _{DD} , V _{DD} = Max.	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 5mA, V _{DD} = Min.	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -5mA, V _{DD} = Min.	2.4	—	V

3821 tbl 20

NOTE:

- The $\overline{\text{LBO}}$ pin will be internally pulled to V_{DD} if it is not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (V_{DD} = 3.3V +/-5%, V_{HD} = V_{DD}-0.2V, V_{LD} = 0.2V)

Symbol	Parameter	Test Conditions	S133		S117		S100		Unit
			Com'l	Ind	Com'l	Ind	Com'l	Ind	
I _{DD}	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ $\overline{\text{LD}}$ = X, V _{DD} = Max., V _{IN} ≥ V _{IH} or ≤ V _{IL} , f = f _{MAX} ⁽²⁾	300	310	275	285	250	260	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = 0 ⁽²⁾	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, V _{DD} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = f _{MAX} ⁽²⁾	110	120	105	115	100	110	mA
ISB3	Idle Power Supply Current	Device Selected, Outputs Open, $\overline{\text{CEN}} \geq V_{IH}$, V _{DD} = Max., V _{IN} ≥ V _{HD} or ≤ V _{LD} , f = f _{MAX} ⁽²⁾	40	45	40	45	40	45	mA

3821 tbl 21

NOTES:

- All values are maximum guaranteed values.
- At f = f_{MAX}, inputs are cycling at the maximum frequency of read cycles of 1/t_{CYC}; f=0 means no input lines are changing.

AC Test Loads




Figure 1. AC Test Load

AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1

3821 tbl 22




Figure 2. Lumped Capacitive Load, Typical Derating

3821 drw 05

AC Electrical Characteristics

(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	71V546S133		71V546S117		71V546S100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameters								
t _{CYC}	Clock Cycle Time	7.5	—	8.5	—	10	—	ns
t _F ⁽¹⁾	Clock Frequency	—	133	—	117	—	100	MHz
t _{CH} ⁽²⁾	Clock High Pulse Width	2.5	—	3	—	3.5	—	ns
t _{CL} ⁽²⁾	Clock Low Pulse Width	2.5	—	3	—	3.6	—	ns
Output Parameters								
t _{CD}	Clock High to Valid Data	—	4.2	—	4.5	—	5	ns
t _{CD}	Clock High to Data Change	1.5	—	1.5	—	1.5	—	ns
t _{CLZ} ^(3,4,5)	Clock High to Output Active	1.5	—	1.5	—	1.5	—	ns
t _{CHZ} ^(3,4,5)	Clock High to Data High-Z	1.5	3.5	1.5	3.5	1.5	3.5	ns
t _{OE}	Output Enable Access Time	—	4.2	—	4.5	—	5	ns
t _{OLZ} ^(3,4)	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t _{OHZ} ^(3,4)	Output Enable High to Data High-Z	—	3.5	—	3.5	—	3.5	ns
Setup Times								
t _{SE}	Clock Enable Setup Time	2.0	—	2.0	—	2.2	—	ns
t _{SA}	Address Setup Time	2.0	—	2.0	—	2.2	—	ns
t _{SD}	Data in Setup Time	1.7	—	1.7	—	2.0	—	ns
t _{SW}	Read/Write (R/W) Setup Time	2.0	—	2.0	—	2.2	—	ns
t _{ADV}	Advance/Load (ADV/LD) Setup Time	2.0	—	2.0	—	2.2	—	ns
t _{SC}	Chip Enable/Select Setup Time	2.0	—	2.0	—	2.2	—	ns
t _{SB}	Byte Write Enable (BWx) Setup Time	2.0	—	2.0	—	2.2	—	ns
Hold Times								
t _{HE}	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HD}	Data in Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HW}	Read/Write (R/W) Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HADV}	Advance/Load (ADV/LD) Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
t _{HB}	Byte Write Enable (BWx) Hold Time	0.5	—	0.5	—	0.5	—	ns

3821 tbl 23

NOTES:

- t_F = 1/t_{CYC}.
- Measured as HIGH above 2.0V and LOW below 0.8V.
- Transition is measured ±200mV from steady-state.
- These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- To avoid bus contention, the output buffers are designed such that t_{CHZ} (device turn-off) is about 2 ns faster than t_{CLZ} (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t_{CLZ} is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t_{CHZ}, which is a Max. parameter (worse case at 70 deg. C, 3.135V).


Timing Waveform of Read Cycle^(1,2,3,4)



NOTES:

1. Q (A1) represents the first output from the external address A1. O (A2) represents the first output from the external address A2. Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\text{LBO}}$ input.
2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ signals. For example, when $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. $\overline{\text{RW}}$ is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the $\overline{\text{RW}}$ signal when new address and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)




3821 drw 07

NOTES:

1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles^(1,2,3)




3801-111-08

NOTES:

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of \overline{CEN} Operation^(1,2,3,4)




3821 dnw 09

NOTES:

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. \overline{CEN} when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (\overline{BWx}) must be valid on all write and burst-write cycles. A write cycle is initiated when \overline{RW} signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of \overline{CS} Operation (1,2,3,4)




3821 drw 10

NOTES:

1. Q(A1) represents the first output from the external address A1. D(A3) represents the input data to the SRAM corresponding to address A3 etc.
2. $\overline{CE2}$ timing transitions are identical but inverted to the $\overline{CE1}$ and $\overline{CE2}$ signals. For example, when $\overline{CE1}$ and $\overline{CE2}$ are LOW on this waveform, $\overline{CE2}$ is HIGH.
3. When either one of the Chip enables ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE2}$) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states two cycles after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
4. Individual Byte Write signals (\overline{BWx}) must be valid on all write and burst-write cycles. A write cycle is initiated when \overline{RW} signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of \overline{OE} Operation⁽¹⁾




NOTE:

1. A read operation is assumed to be in progress.

3821 drw 11

Ordering Information



PART NUMBER	t _{CD} PARAMETER	SPEED IN MEGAHERTZ	CLOCK CYCLE TIME
71V546S133PF	4.2 ns	133 MHz	7.5 ns
71V546S117PF	4.5 ns	117 MHz	8.5 ns
71V546S100PF	5 ns	100 MHz	10 ns

3821 drw 12

Datasheet Document History

6/15/99		Updated to new format
9/13/99	Pg. 12	Corrected LSB3 conditions
	Pg. 20	Added Datasheet Document History
12/31/99	Pp. 3, 12, 13, 19	Added Industrial Temperature range offerings



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
sramhelp@idt.com
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.