

FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- $10\mu A$ I_{CCQ} quiescent power supply current
- Hot insertable
- 2.0V–3.6V V_{CC} supply operation
- $\pm 24mA$ balanced output drive
- Power down high impedance inputs and outputs
- $t_{PD} = 4.1ns$ max.
- Input hysteresis for noise immunity
- Meets or exceeds JEDEC Standard 36 specifications
- Multiple power and ground pins for low noise
- Operating temperature range:
 $-40^{\circ}C$ to $85^{\circ}C$
- Latch-up performance exceeds 500mA
- ESD performance:
 Human body model > 2000V
 Machine model > 200V
- Packages available:
 48-pin TSSOP
 48-pin SSOP

DESCRIPTION

The QS74LVCH16244A is a 16-bit bus interface buffer with three-state output that is ideal for driving address, clocks, and data buses. Output enables are used to enable or disable Y ports by placing them in a high impedance condition. The QS74LVCH16244A provides Bus Hold circuitry on the data inputs to retain the last active state during 3-state operation, eliminating the need for external pull-up resistors. The 3.3V LVC family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end, advanced workstation applications. 5V tolerant inputs and outputs allow these LVC products to be used in mixed 5V and 3.3V applications. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, this product is designed not to load an active bus when V_{CC} is removed. However, during power up or power down sequence, \overline{OE} should be tied to V_{CC} to ensure high-impedance state on the outputs.

Figure 1. Functional Block Diagram




Figure 2. Pin Configuration
(All Pins Top View)

SSOP, TSSOP

1 \overline{OE}	1	48	2 \overline{OE}
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V _{CC}	7	42	V _{CC}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V _{CC}	18	31	V _{CC}
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
4 \overline{OE}	24	25	3 \overline{OE}

Table 1. Pin Description

Name	Description
x \overline{OE}	Three-State Output Enable Inputs
xAx	Data Inputs (Bus Hold)
xYx	Three-State Outputs

Table 2. Function Table

Inputs		Outputs
x \overline{OE}	xAx	xYx
L	L	L
L	H	H
H	X	Hi-Z

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to 7.0V
DC Output Voltage V _{OUT}	
Outputs HIGH-Z	-0.5V to 7.0V
Outputs Active	-0.5V to V _{CC} + 0.5V
DC Input Voltage V _{IN}	-0.5V to 7.0V
DC Input Diode Current with V _{IN} < 0	-50mA
DC Output Diode Current	
V _O < 0	-50mA
V _O > V _{CC}	50mA
DC Output Source/Sink Current (I _{OH} /I _{OL})	±50mA
DC Supply Current per Supply Pin	±100mA
DC Ground Current per Ground Pin	±100mA
T _{STG} Storage Temperature	-65°C to 150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 4. Recommended Operating Conditions

Symbol	Parameter		Min	Max	Unit
V_{CC}	Supply Voltage, Operating		2.0	3.6	V
	Supply Voltage, Data Retention Only		1.5	3.6	
V_{IH}	Input HIGH Voltage	$V_{OL} = 2.7$ to $3.6V$	2.0	—	V
V_{IL}	Input LOW Voltage	$V_{CC} = 2.7$ to $3.6V$	—	0.8	V
V_{IN}	Input Voltage		0	5.5	V
V_{OUT}	Output Voltage in Active State		0	V_{CC}	V
	Output Voltage in "OFF" State		0	5.5	
I_{OH}	Output Current HIGH	$V_{CC} = 3.0$ – $3.6V$	—	-24	mA
		$V_{CC} = 2.7V$	—	-12	
I_{OL}	Output Current LOW	$V_{CC} = 3.0$ – $3.6V$	—	24	mA
		$V_{CC} = 2.7V$	—	12	
$\Delta t/\Delta v$	Input Transition Slew Rate		—	10	ns/V
T_A	Operating Free Air Temperature		-40	85	°C

Table 5. DC Electrical Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions		Min	Typ ⁽¹⁾	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = 2.7\text{V}$, $I_{OH} = -100\mu\text{A}$	$V_{CC} = 0.2$	—	—	—	V
		$V_{CC} = 2.7\text{V}$, $I_{OH} = -12\text{mA}$	2.2	—	—	—	
		$V_{CC} = 3.0\text{V}$, $I_{OH} = -12\text{mA}$	2.4	—	—	—	
		$V_{CC} = 3.0\text{V}$, $I_{OH} = -24\text{mA}$	2.2	—	—	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 2.7\text{V}$, $I_{OL} = 100\mu\text{A}$	—	—	0.2	—	V
		$V_{CC} = 2.7\text{V}$, $I_{OL} = 12\text{mA}$	—	—	0.4	—	
		$V_{CC} = 3.0\text{V}$, $I_{OL} = 24\text{mA}$	—	—	0.55	—	
V_{IK}	Input Clamp Voltage	$V_{CC} = 2.7\text{V}$, $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	—	V
I_I	Input Leakage Current	$V_I = 0\text{V}$, $V_I = 5.5\text{V}$, $V_{CC} = 3.6\text{V}$	—	—	± 1.0	—	μA
$ I_{BH} $	Bus Hold Inputs Overdrive Current ^(2,3)	$V_{CC} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ or $V_{IN} = V_{CC}$	—	—	50	—	μA
		$V_{CC} = 3.6\text{V}$, $0.8\text{V} < V_{IN} < 2.0\text{V}$	—	—	500 ⁽⁴⁾	—	
I_{BHH} I_{BHL}	Bus Hold Input Sustaining Current	$V_{CC} = 3\text{V}$	$V_{IN} = 2.0\text{V}$	-75	—	—	μA
			$V_{IN} = 0.8\text{V}$	75	—	—	
I_{OZ}	High-Z I/O Leakage	$V_O = 0\text{V}$, $V_O = 5.5\text{V}$, $V_I = V_{IH}$ or V_{IL} , $V_{CC} = 3.6\text{V}$	—	—	± 1.0	—	μA
I_{OFF}	Power Off Leakage	$V_{CC} = 0\text{V}$, V_I or $V_O = 5.5\text{V}$	—	—	10	—	μA
I_{CC}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC}$ or GND	—	0.1	10	—	μA
ΔI_{CC}	Quiescent Power Supply Current per Control Inputs at TTL HIGH	$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC} - 0.6\text{V}^{(5)}$	—	2.0	3.0	—	μA
		$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC} - 0.6\text{V}^{(5)}$	—	75	500	—	μA

Notes:

1. Typical values are at $V_{CC} = 3.3\text{V}$ and $T_A = 25^\circ\text{C}$.
2. These parameters are guaranteed by characterization, but not production tested.
3. Pins with Bus Hold are identified in the pin description.
4. An external driver must provide at least $|I_{BH}|$ during transition to guarantee that the Bus Hold input will change state.
5. Per TTL driven input. All other inputs at V_{CC} or GND.

Table 6. Dynamic Switching Characteristics

Symbol	Parameter	Test Conditions			Typ ⁽¹⁾	Unit
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50\text{pF}$, $V_{CC} = 3.3\text{V}$ $V_{IH} = 3.3\text{V}$, $V_{IL} = 0\text{V}$			0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50\text{pF}$, $V_{CC} = 3.3\text{V}$ $V_{IH} = 3.3\text{V}$, $V_{IL} = 0\text{V}$			0.8	V
C_{PD}	Power Dissipation	$C_L = 50\text{pF}$, $f = 10\text{MHz}$, $V_{CC} = 3.3 \pm 0.3\text{V}$		Output Enable	20	pF
				Output Disable	4	

Note:

1. Typical values are at $V_{CC} = 3.3\text{V}$, 25°C ambient.

Table 7. Capacitance⁽¹⁾

Symbol	Pins	Conditions	Typ	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$, $f = 1\text{MHz}$	7.0	pF
$C_{I/O}$	I/O Capacitance	$V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$, $f = 1\text{MHz}$	8.0	pF

Note:

1. Capacitance is characterized but not production tested.

Table 8. Switching Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40^\circ\text{C}$ to 85°C .

$C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾	$V_{CC} = 3.3 \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}^{(2)}$		Unit
		Min	Max	Min	Max	
t_{PD}	Propagation Delay xAx to xYx	1.5	4.1	1.5	4.7	ns
t_{EN}	Output Enable Time $x\overline{OE}$ to xYx	1.5	4.6	1.5	5.8	ns
t_{DIS}	Output Disable Time ⁽²⁾ $x\overline{OE}$ to xYx	1.5	5.8	1.5	6.2	ns
$t_{SK(O)}$	Output Skew ⁽³⁾	—	0.5	—	—	ns

Notes:

1. Minimums guaranteed but not tested. See Test Circuit and Waveforms.
2. Guaranteed by characterization.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by characterization but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit




Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width




Figure 5. Enable and Disable Timing






Figure 7. Propagation Delay



Notes:

1. Input Control Enable = LOW and Input Control Disable = HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$; $t_F, t_R \leq 2.5\text{ns}$.

ORDERING INFORMATION



Now an  IDT™ Company