

FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- $10\mu A$ I_{CCQ} quiescent power supply current
- Hot insertable
- 2.0V–3.6V V_{CC} supply operation
- $\pm 24mA$ balanced output drive
- Power down high impedance inputs and outputs
- $t_{PD} = 4.0$ ns max.
- Input hysteresis for noise immunity
- Meets or exceeds JEDEC Standard 36 specifications
- Multiple power and ground pins for low noise
- Operating temperature range:
 $-40^{\circ}C$ to $85^{\circ}C$
- Latch-up performance exceeds 500mA
- ESD performance:
 Human body model > 2000V
 Machine model > 200V
- Packages available:
 48-pin TSSOP
 48-pin SSOP

DESCRIPTION

The QS74LVCH16245A is a 16-bit transceiver that is ideal for driving bidirectional address and data buses. This device can be used as either two independent 8-bit transceivers or one 16-bit transceiver determined by the Direction and Output Enable controls. The 3.3V LVC family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end, advanced workstation applications. 5V tolerant inputs and outputs allow this LVC product to be used in mixed 5V and 3.3V applications. Active Bus Hold feature on LVCH16245A retains last valid logic state at unused or floating data inputs, thus eliminating the need for external pull-up resistors. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, this product is designed not to load an active bus when V_{CC} is removed. However, during power up or power down sequence, \overline{OE} should be tied to V_{CC} to ensure high-impedance state on the outputs.

Figure 1. Functional Block Diagram




Figure 2. Pin Configuration
(All Pins Top View)

SSOP, TSSOP	
1DIR	1
1B1	2
1B2	3
GND	4
1B3	5
1B4	6
V _{CC}	7
1B5	8
1B6	9
GND	10
1B7	11
1B8	12
2B1	13
2B2	14
GND	15
2B3	16
2B4	17
V _{CC}	18
2B5	19
2B6	20
GND	21
2B7	22
2B8	23
2DIR	24
	25
	26
	27
	28
	29
	30
	31
	32
	33
	34
	35
	36
	37
	38
	39
	40
	41
	42
	43
	44
	45
	46
	47
	48
	1OE
	1A1
	1A2
	GND
	1A3
	1A4
	V _{CC}
	1A5
	1A6
	GND
	1A7
	1A8
	2A1
	2A2
	GND
	2A3
	2A4
	V _{CC}
	2A5
	2A6
	GND
	2A7
	2A8
	2OE

Table 1. Pin Description

Name	Description
xDIR	Transmit/Receive Input
xOE	Output Enable Inputs
xAx	Bus A
xBx	Bus B

Table 2. Function Table

Inputs		Outputs
xOE	xDIR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Hi-Z

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to 7.0V
DC Output Voltage V _{OUT}	
Outputs HIGH-Z	-0.5V to 7.0V
Outputs Active	-0.5V to V _{CC} + 0.5V
DC Input Voltage V _{IN}	-0.5V to 7.0V
DC Input Diode Current with V _{IN} < 0	-50mA
DC Output Diode Current	
V _O < 0	-50mA
V _O > V _{CC}	50mA
DC Output Source/Sink Current (I _{OH} /I _{OL})	±50mA
DC Supply Current per Supply Pin	±100mA
DC Ground Current per Ground Pin	±100mA
T _{STG} Storage Temperature	-65°C to 150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 4. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage, Operating	2.0	3.6	V
	Supply Voltage, Data Retention Only	1.5	3.6	
V _{IH}	Input HIGH Voltage	V _{OL} = 2.7 to 3.6V	2.0	—
V _{IL}	Input LOW Voltage	V _{CC} = 2.7 to 3.6V	—	0.8
V _{IN}	Input Voltage	0	5.5	V
V _{OUT}	Output Voltage in Active State	0	V _{CC}	V
	Output Voltage in "OFF" State	0	5.5	
I _{OH}	Output Current HIGH	V _{CC} = 3.0–3.6V	—	mA
		V _{CC} = 2.7V	—	
I _{OL}	Output Current LOW	V _{CC} = 3.0–3.6V	—	mA
		V _{CC} = 2.7V	—	
Δt/Δv	Input Transition Slew Rate	—	10	ns/V
T _A	Operating Free Air Temperature	-40	85	°C

Table 5. DC Electrical Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = 2.7\text{V}$, $I_{OH} = -100\mu\text{A}$ $V_{CC} = 2.7\text{V}$, $I_{OH} = -12\text{mA}$ $V_{CC} = 3.0\text{V}$, $I_{OH} = -12\text{mA}$ $V_{CC} = 3.0\text{V}$, $I_{OH} = -24\text{mA}$	$V_{CC} = 0.2$ 2.2 2.4 2.2	— — — —	— — — —	V
V_{OL}	Output LOW Voltage	$V_{CC} = 2.7\text{V}$, $I_{OL} = 100\mu\text{A}$ $V_{CC} = 2.7\text{V}$, $I_{OL} = 12\text{mA}$ $V_{CC} = 3.0\text{V}$, $I_{OL} = 24\text{mA}$	— — —	— — —	0.2 0.4 0.55	V
V_{IK}	Input Clamp Voltage	$V_{CC} = 2.7\text{V}$, $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V
I_I	Input Leakage Current	$V_I = 0\text{V}$, $V_I = 5.5\text{V}$, $V_{CC} = 3.6\text{V}$	—	—	± 1.0	μA
$ I_{BH} $	Input Current Input HIGH or LOW	$V_{CC} = 3.6\text{V}$ $V_{IN} = 0\text{V}$ or $V_{IN} = V_{CC}$	—	—	50	μA
	Bus Hold Inputs ^(2,3)	$V_{CC} = 3.6\text{V}$, $0.8\text{V} \leq V_{IN} \leq 2.0\text{V}$	—	—	500 ⁽⁴⁾	
I_{BHH}	Bus Hold Sustaining Current	$V_{CC} = 3\text{V}$	$V_{IN} = 2.0\text{V}$	-75	—	μA
I_{BHL}	Bus Hold Inputs		$V_{IN} = 0.8\text{V}$	75	—	
I_{OZ}	High-Z I/O Leakage	$V_O = 0\text{V}$, $V_O = 5.5\text{V}$, $V_I = V_{IH}$ or V_{IL} , $V_{CC} = 3.6\text{V}$	—	—	± 1.0	μA
I_{OFF}	Power Off Leakage	$V_{CC} = 0\text{V}$, V_I or $V_O = 5.5\text{V}$	—	—	10	μA
I_{CC}	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC}$ or GND	—	0.1	10	μA
ΔI_{CC}	Quiescent Power Supply Current per Control Inputs at TTL HIGH	$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC} - 0.6\text{V}^{(5)}$	—	2.0	3.0	μA
	Quiescent Power Supply Current per Bus Hold Inputs at TTL HIGH	$V_{CC} = 3.6\text{V}$, $V_{IN} = V_{CC} - 0.6\text{V}^{(5)}$	—	75	500	

Notes:

1. Typical values are at $V_{CC} = 3.3\text{V}$ and $T_A = 25^\circ\text{C}$.
2. These parameters are guaranteed by characterization, but not production tested.
3. Pins with Bus Hold are identified in the Pin Description.
4. An external driver must provide at least $|I_{BH}|$ during transition to guarantee that the Bus Hold input will change state.
5. Per TTL driven input. All other inputs at V_{CC} or GND.

Table 6. Dynamic Switching Characteristics

Symbol	Parameter	Test Conditions			Typ ⁽¹⁾	Unit	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50\text{pF}$, $V_{CC} = 3.3\text{V}$			$V_{IH} = 3.3\text{V}$, $V_{IL} = 0\text{V}$	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50\text{pF}$, $V_{CC} = 3.3\text{V}$			$V_{IH} = 3.3\text{V}$, $V_{IL} = 0\text{V}$	0.8	V
C_{PD}	Power Dissipation	$C_L = 50\text{pF}$, $f = 10\text{MHz}$,		Output Enable	20	pF	
		$V_{CC} = 3.6 \pm 0.3\text{V}$		Output Disable	4		

Note:

1. Typical values are at $V_{CC} = 3.3\text{V}$ 25°C ambient.

Table 7. Capacitance⁽¹⁾

Symbol	Pins	Conditions	Typ	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$, $f = 1\text{MHz}$	7.0	pF
$C_{I/O}$	I/O Capacitance	$V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$, $f = 1\text{MHz}$	8.0	pF

Note:

1. Capacitance is characterized but not production tested.

Table 8. Switching Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40^\circ\text{C}$ to 85°C .

$C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾	$V_{CC} = 3.3 \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}^{(2)}$		Unit
		Min	Max	Min	Max	
t_{PD}	Propagation Delay A to B, B to A	1.5	4.0	1.5	4.7	ns
t_{EN}	Output Enable Time $x\overline{OE}$, $xDIR$ to A or B	1.5	5.5	1.5	6.7	ns
t_{DIS}	Output Disable Time ⁽²⁾ $x\overline{OE}$, $xDIR$ to A or B	1.5	6.6	1.5	7.1	ns
$t_{SK(O)}$	Output Skew ⁽³⁾	—	0.5	—	—	ns

Notes:

1. Minimums guaranteed but not tested. See Test Circuit and Waveforms.
2. Guaranteed by characterization.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by characterization but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit




Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width




Figure 5. Enable and Disable Timing






Figure 7. Propagation Delay



Notes:

1. Input Control Enable = LOW and Input Control Disable = HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$; $t_F, t_R \leq 2.5\text{ns}$.

ORDERING INFORMATION



Bus Hold Option:
H – Bus Hold

Number of Bits:
16 – 16-Bit

Output Resistor Option:
Blank – No Output Resistor

Device Type:
245

Package Type:
PV – SSOP, 300 mil
PA – TSSOP, 240 mil

Now an  IDT™ Company