

High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D

PIC17LC752/756A is tested for high frequency, low voltage operation - 16 MHz @ 3V

Microcontroller Core Features:


- · Only 58 single word instructions to learn
- All single cycle instructions (250 ns) except for program branches and table reads/writes which are two-cycle
- · Operating speed:
 - DC 16 MHz clock input
 - DC 250 ns instruction cycle
- 8 x 8 Single-Cycle Hardware Multiplier
- · Interrupt capability
- 16 level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Internal/external program memory execution,
 Capable of addressing 64K x 16 program memory space

Dovice	Men	nory
Device	Program (x16)	Data (x8)
PIC17LC752	8K	678
PIC17LC756A	16K	902

Peripheral Features:

- Up to 50 I/O pins with individual direction control
- 10-bit, multi-channel analog-to-digital converter
- High current sink/source for direct LED drive
- · Four capture input pins
 - Captures are 16-bit, max resolution 250 ns
- Three PWM outputs (resolution is 1- to 10-bits)
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler
- TMR1: 8-bit timer/counter
- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Two Universal Synchronous Asynchronous Receiver Transmitters (USART/SCI) with Independent baud rate generators
- Master Synchronous Serial Port (MSSP) with SPI™ and I²C™ modes (including I²C master mode)

Pin Diagrams



Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out Reset
- Code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options

CMOS Technology:

- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range (3.0V to 5.5V)
- · Commercial and Industrial temperature ranges
- Low-power consumption
 - < 5 mA @ 5V, 4 MHz
 - 100 μA typical @ 4.5V, 32 kHz
 - < 1 μA typical standby current @ 5V

Table of Contents

1.0 Overview	3
2.0 Development Support	
3.0 Electrical Characteristics	
4.0 DC and AC Characteristics	
5.0 Packaging Information	
Index	39
On-Line Support	
Reader Response	42
Product Identification System	43

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

Frrata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 OVERVIEW

This data sheet covers the PIC17LC752-16/PTL16 and PIC17LC756A-16/PTL16 devices. The functional characteristics of these devices are identical to the PIC17LC752A/756A devices. For electrical specifications, see the electrical specifications contained within this document. For all other information about these devices, see the PIC17C7XX data sheet (DS30289).

Feature	es	PIC17C752	PIC17LC752-16/PTL16	PIC17C756A	PIC17LC756A-16/PTL16	PIC17C762	PIC17C766	
Maximum Freque of Operation	ncy	33 MHz	16 MHz	33 MHz	16 MHz	33 MHz	33 MHz	
Operating Voltage	Range	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	3.0 - 5.5V	
Program	(EPROM)	8K	8K	16K	16K	8K	16K	
Memory (x16)	(ROM)	_	_	_	_	_	_	
Data Memory (by	tes)	678	678	902	902	678	902	
Hardware Multipli	er (8 x 8)	Yes	Yes	Yes	Yes	Yes	Yes	
Timer0 (16-bit + 8-bit pos	stscaler)	Yes	Yes	Yes			Yes	
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes	
Capture inputs (16-bit)		4	4	4	4	4	4	
PWM outputs (up to 10-bit)		3	3	3	3	3	3	
USART/SCI		2	2	2	2	2	2	
A/D channels (10-bit)		12	12	12	12	16	16	
SSP (SPI/I ² C w/M mode)	Master	Yes	Yes	Yes	Yes Yes		Yes	
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes	
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes	
External Interrupt	S	Yes	Yes	Yes	Yes	Yes	Yes	
Interrupt Sources		18	18	18	18	18	18	
Code Protect		Yes	Yes	Yes	Yes	Yes	Yes	
Brown-out Reset		Yes	Yes	Yes	Yes	Yes	Yes	
In-circuit Serial Pr	rogramming	Yes	Yes	Yes	Yes	Yes	Yes	
I/O Pins		50	50	50	50	66	66	
I/O High Current	Source	25 mA	25 mA	25 mA	25 mA	25 mA	25 mA	
Capability	Sink	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	25 mA ⁽¹⁾	
Package Types		68-pin LCC 68-pin TQFP	64-pin TQFP	68-pin LCC 64-pin TQFP		80-pin QFP 84-pin PLCC	80-pin QFP 84-pin PLCC	

TABLE 1-1:

PIC17C7XX FAMILY OF DEVICES

PIC17LC75X-16/PTL16

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

2.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
 - MPLAB™ IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER®/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- · Device Programmers
 - PRO MATE® II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- · Low-Cost Demonstration Boards
 - PICDEM-17

2.1 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:

- · Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar
- · On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

2.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PICmicro MCU's. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

2.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

2.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

2.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

2.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PICmicro microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PICmicro MCU.

2.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PICmicro microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

2.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

2.9 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allow it to verify programmed memory at VDD min. and VDD max. for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode the PRO MATE II can read, verify or program PICmicro devices. It can also set code-protect bits in this mode.

2.10 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

PICSTART Plus supports all PICmicro devices with up to 40 pins. Larger pin count devices such as the PIC16C92X, and PIC17C76X may be supported with an adapter socket. PICSTART Plus is CE compliant.

2.11 **PICDEM-17**

The PICDEM-17 is an evaluation board that demonstrates the capabilities of several Microchip microconincluding PIC17C752, PIC17C756. PIC17C762, and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included, and the user may erase it and program it with the other sample programs using the PRO MATE II or PICSTART Plus device programmers and easily debug and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

DEVELOPMENT TOOLS FROM MICROCHIP TABLE 2-1:

MCP2510 MCRFXXX HCSXXX 24CXX/ 25CXX/ PIC18CXXZ PIC16C9XX PIC16C9XX PIC16C9XX	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	`	· · · · · · · · · · · · · · · · · · ·	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	```	· · · · · · · · · · · · · · · · · · ·	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		>					· · · · · · · · · · · · · · · · · · ·				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
								*>				+	+										
PIC16C6X	`			`	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	` <u>`</u>	>	*	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	``````````````````````````````````````		>	+										
PIC12CXX)	` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `			` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	` '	` '	` <u>`</u>		` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	>	<i>></i>	>			^								
	MPLAB™ Integrated Development Environment	MPLAB™ C17 Compiler	MPLAB™ C18 Compiler	MPASM/MPLINK	MPLAB™-ICE	PICMASTER/PICMASTER-CE	ICEPIC™ Low-Cost	MPLAB-ICD In-Circuit Debugger	PICSTART®Plus Low-Cost Universal Dev. Kit	E PRO MATE [®] II Universal Programmer	SIMICE	PICDEM-1	PICDEM-2	PICDEM-3	PICDEM-14A	PICDEM-17	KEELoq® Evaluation Kit	KEELOQ Transponder Kit	microlD™ Programmer's Kit	125 kHz microID Developer's Kit	125 kHz Anticollision microID Developer's Kit	13.56 MHz Anticollision microlD Developer's Kit	MCP2510 CAN Developer's Kit

3.0 PIC17LC75X-16/PTL16 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †


Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.3V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.3V to +8.5V
Voltage on all other pins with respect to Vss	0.3½ to VDD + 0.3V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total (@ 70°C)	500 mA
Maximum current into VDD pin(s) - total (@ 70°C)	500 mA
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins Maximum output current sourced by any I/O pin Maximum current sunk by PORTA and PORTB (combined) Maximum current sourced by PORTA and PORTB (combined)	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (sombined)	100 mA
Maximum current sunk by PORTF and PORTG (combined)	150 mA
Maximum current sourced by PORTF and PORTG (combined)	100 mA
Note to Developing the instantian in colorated as fallow Discharge (Inc. 7 Inc.)	$\Sigma (() / z = 1 / z + $

Note 1: Power dissipation is calculated as follows: $Pdis \neq VdQx \times \{IDD - \Sigma IOH\} + \sum \{(VDD-VOH) \times IOH\} + \sum \{(VOL \times IOL)\} \times \{(VDD-VOH) \times IOH\} + \sum \{(VDD-$

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

CAUTION: ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the PIC17LC75X 16/PTL16 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



3.1 DC CHARACTERISTICS: PIC17LC75X-16/PTL16 (Commercial)

DC CHAI	RACTERIS	TICS	Standard Op Operating te				ess otherwise stated) ≤ +70°C for commercial
Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
D001	VDD	Supply Voltage	3.0	_	5.5	V	
D002	VDR	RAM Data Retention Voltage (Note 1)	1.5 *	-	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure proper operation	0.010 *	_	-	V/ms	See Section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.65	-	4.35	X	
D006	VPORTP	Power-on Reset trip point	-	2.2	<u> </u>		VØD = VPORTP
D010 D011 D014	IDD	Supply Current (Note 2)	- - -	3 85	6 * 150	mA mA μA	FOSC = 4 MHz (Note 4) FOSC = 16 MHz, VDD = 3V FOSC = 32 kHz, (EC osc configuration)
D021	IPD	Power-down Current (Note 3)		x 1	5	μА	VDD = 3.0V, WDT disabled
		Module Differential Current					
D023	ΔİBOR	BOR circuitry		150	300	μΑ	VDD = 4.5V, BODEN enabled
D024	Δ İ WDT	Watchdog Timer		10	35	μΑ	VDD = 5.5V
D026	ΔÍAD	A/D converter	-	1	_	μΑ	VDD = 5.5V, A/D not converting

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 51, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which Voo can be lowered in SLEEP mode without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
 - The lest conditions for all IDD measurements in active operation mode are:
 - ØSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, TOCKI = VDD, MCLR = VDD; WDT disabled.
 - Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered. For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: VDD / (2 R).

For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

- CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.
- The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).
- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

3.2 DC CHARACTERISTICS: PIC17LC75X-16/PTL16 (Commercial)

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature 0°C ≤ TA ≤ +70°C for commercial

Operating voltage VDD range as described in Section 3.1 of the

PIC17C7XX Data Sheet, (DS30289)

		•			, (/	i e
Param.							O a series
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer (Note 6)	Vss	_	0.8	V	4.5V ≤ VDD ≤ 5.5V
			Vss	_	0.2Vdd	V	$3.0V \le VDD \le 4.5V$
D031		with Schmitt Trigger buffer					
		RA2, RA3	Vss	_	0.3Vdd	V	I ² C compliant
		All others	Vss	-	0.2Vdd	V	
D032		MCLR, OSC1 (in EC and RC mode)	Vss	-	0.2VDD	V	Note1
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	_	V	$\langle \langle \rangle \rangle$
		Input High Voltage					\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	VIH	I/O ports			,	^	
D040		with TTL buffer (Note 6)	2.0	_	V _{DD} \	W	4.5V ≤ VDØ ≤ 5.5V
2010		, ,	1 + 0.2VDD	-	VDD	\ \\	3.0V ≤ ∀DD ≤ 4.5V
D041		with Schmitt Trigger buffer				\	
		RA2, RA3	0.7VDD	-	VDD/	\v \	I ² C compliant
		All others	0.8VDD	-/	VDB /	\ W\	
D042		MCLR	0.8VDD	\	/ ABD	\rightarrow	Note1
D043		OSC1 (XT, and LF mode)	-	(0.5VDD)	/-	V	
D050	VHYS	Hysteresis of	0.15Vpp/*\	-/	\-	V	
		Schmitt Trigger inputs			`		
		Input Leakage Current					
	1	(Notes 2, 3)					Mag (Man) (Mag
D060	lıL	I/O ports (except RA2, RA3)			±1	μΑ	VSS ≤ VPIN ≤ VDD, I/O Pin (in digital mode) at
				\sim			hi-impedance PORTB weak
			$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$				pull-ups disabled
D061		MCLR, TEST		_	±2	μА	VPIN = Vss or VPIN = VDD
D062		RA2, RA3	\wedge		±2	μΑ	Vss ≤ Vra2, Vra3 ≤ 12V
D063		OSC1 (EC, RC modes)	_	_	±1	μA	VSS ≤ VPIN ≤ VDD
D063B		OSC1 (XT, LF modes)	-	_	VPIN	μA	$RF \ge 1 M\Omega$
D064		MCLR, TEST	_	_	25	μA	VMCLR = VPP = 12V
							(when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	μΑ	$VPIN = VSS, \overline{RBPU} = 0$
		K < / _ `` ` ` ` `					4.5V ≤ VDD ≤ 5.5V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † These parameters are for design guidance only and are not tested, nor characterized.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17C7XX devices be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specification (Literature number DS30274).
 - 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
 - 6: For TTL buffers, the better of the two specifications may be used.

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial Operating voltage VDD range as described in Section 3.1 of the PIC17C7XX Data Sheet, (DS30289)

250 mA ≤ 5.5V VDD = 4.5V AA_VDD = 5.5V AA_VDD = 2.5V
$\leq 5.5V$ $VDD = 4.5V$ $AA_1VDD = 5.5V$
$\leq 5.5V$ $VDD = 4.5V$ $AA_1VDD = 5.5V$
VDD = 4.5V AA VDD = 5.5V
hA, VDD = 5.5V
hA, VDD = 5.5V
A. VDD = 2.5V
1A, VD = 4.5V
VDD = 4.5V
mΑ
16/PTL16 only)
2.5 mA
≤ 5.5V
ļ
A, $VDD = 4.5V$
ļ
VDD = 4.5V
5 mA
SX-16/PTL16 only)
3 pins only
externally applied
osc modes when
outputting CLK-
nal clock is used to
essor or extended
ller mode

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † These parameters are for design guidance only and are not tested, nor characterized.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17C7XX devices be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specification (Literature number DS30274).
 - 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
 - 6: For TTL buffers, the better of the two specifications may be used.

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +40°C

Operating voltage VDD range as described in Section 3.1 of the


PIC17C7XX Data Sheet, (DS30289)

Param.							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Internal Program Memory Programming Specs (Note 4)					
D110	VPP	Voltage on MCLR/VPP pin	12.75	_	13.25	V	Note 5
D111	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA	
D113	IDDP	Supply current during programming	_	_	30 ‡	mA	
D114	TPROG	Programming pulse width	100	_	1000	μs	Terminated via internal/external interrupt of a reset

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- † These parameters are for design guidance only and are not tested, nor characterized.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17C7XX devices be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C7XX Programming Specification (Literature number DS30274).
 - 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
 - 6: For TTL buffers, the better of the two specifications may be used.

Note: Internal Program Memory Programming Specs:

When using the Table Write for internal programming, the device temperature must be less than 40°C. For In-Circuit Serial Programming (ICSPTM), refer to the device programming specification.




3.3 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS 3. Tcc:st (I²C specifications only)
- 2. TppS 4. Ts (I²C specifications only)

T F Frequency T Time

Lowercase symbols (pp) and their meanings:



Uppercase symbols and their meanings:





FIGURE 3-2: PARAMETER MEASUREMENT INFORMATION

All timings are measured between high and low measurement points as indicated in the figures below.



3.4 <u>Timing Diagrams and Specifications</u>

FIGURE 3-3: EXTERNAL CLOCK TIMING




TABLE 3-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency (Note 1)	DC		16	MHz	EC osc mode
		Oscillator Frequency (Note 1)	DC 2 DC		4 16 2	MHz MHz MHz	RC osc mode XT osc mode LF osc mode
1	Tosc	External CLKIN Period (Note 1)	62.5	_	_	ns	EC osc mode
		Oscillator Period (Note 1)	250 62.5 500		_ 1,000 _	ns ns ns	RC osc mode XT osc mode LF osc mode
2	Tcy	Instruction Cycle Time (Note 1)	121.2	4/Fosc	DC	ns	
3	TosL, TosH	Clock in (OSC1) high or low time	10 ‡	_	_	ns	EC oscillator
4	TosR, TosF	Clock in (OSC1) rise or fall time		_	5‡	ns	EC oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

[†] These parameters are for design guidance only and are not tested, nor characterized.

FIGURE 3-4: CLKOUT AND I/O TIMING




TABLE 3-2: CLKOUT AND I/O TIMING REQUIREMENTS

Param				7	\		
No.	Sym	Characteristic	Min	Typ‡⁄	Max	Units	Conditions
10	TosL2ckL	OSC1↓ to CLKOUT↓	1-1	15‡	30 ‡	ns	Note 1
11	TosL2ckH	OSC1↓ to CLKOUT↑	1/ -/ /	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	/// F	5‡	15‡	ns	Note 1
13	TckF	CLKOUT fall time	7/7	5‡	15‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid	_	_	0.5Tcy + 20 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT	√0.25Tcy + 25 ‡	_	_	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT	0 ‡	_	_	ns	Note 1
17	TosL2ioV	OSC1 (Q1 cycle) to Port out valid	_	_	100 ‡	ns	
18	TosL2ioI	OSC1 (Q2 cycle) to Port Input invalid	0 ‡	_	_	ns	
19	TioV2ost	Port input valid to OSC1↓ (I/O in setup time)	30 ‡	_	_	ns	
20	TióR	Port output rise time	_	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	_	10 ‡	35 ‡	ns	
22 //	TinHL	INT pin high or low time	25 *	_	_	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	_	_	ns	

These parameters are characterized but not tested.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

[†] These parameters are for design guidance only and are not tested, nor characterized.




FIGURE 3-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET TIMING

RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, **TABLE 3-3:** AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_		ns	VDD = 5V
31	TWDT	Watchdog Timer Time-out Period (Postscare = 1)	5 *	12	25 *	ms	VDD = 5V
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc§		ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	40 *	96	200 *	ms	VDD = 5V
34	Tioz	MCLR to NO M-impedance	100 ‡	_	_	ns	Depends on pin load
35	TmeL2adl	MCLR to System Interface bus (AD15:AD0>) invalid	_		120 *	ns	
36	TBOR	Brown-out Reset Pulse Width (low)	100 *		_	ns	$3.9 \text{V} \leq \text{VDD} \leq 4.2 \text{V}$

These parameters are characterized but not tested.

Address / Data

Preliminary © 1999 Microchip Technology Inc. DS30176A-page 19

Data/n "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not

These parameters are for design guidance only and are not tested, nor characterized.

[‡] § This specification ensured by design.

FIGURE 3-6: TIMERO EXTERNAL CLOCK TIMINGS




TABLE 3-4: TIMERO EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Condition	ns
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 §	_		ns		$\overline{}$
			With Prescaler	10*	_	7	ns)		~
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 §	_	7	ns	$\overline{}$	
			With Prescaler	10*	_	_/	ns		
42	Tt0P	T0CKI Period		GREATER OF: 20 NS OR TCY + 40 § N		/ <		N = presc (1, 2, 4,	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

FIGURE 3-7: TIMER1, TIMER2, AND TIMER3 EXTERNAL CLOCK TIMINGS




TABLE 3-5: (IMER1, IMER2, AND TIMER3 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
45	Tt1/23H	TCLK12 and TCLK3 high time	0.5Tcy + 20 §	_	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5Tcy + 20 §	_	_	ns	
47	Tt123P	TCLK12 and TCLK3 input period	Tcy + 40 § N		_		N = prescale value (1, 2, 4, 8)
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §	-	6Tosc §	_	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

FIGURE 3-8: CAPTURE TIMINGS




TABLE 3-6: CAPTURE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Unit	Conditions
50	TccL	Capture pin input low time	10 *	_ `	/_/	ns	\rightarrow
51	TccH	Capture pin input high time	10 *	_	X	ns	
52	TccP	Capture pin input period	2Tcy §	/		ns	N = prescale value (4 or 16)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 3-9: PWM TIMINGS




TABLE 3-7: PWM REQUIREMENTS

Param No.	Sym Charact	eristic		Min	Тур†	Max	Units	Conditions
53	TccR PWM pi	n output rise	e time	_	10 *	35 *	ns	
54	Toef PWM pi	n output fæll	time	_	10 *	35 *	ns	

* These parameters are characterized but not tested.

† Data in Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 3-10: SPI MASTER MODE TIMING (CKE = 0)




TABLE 3-8: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		TcY*	_	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30 *	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	_		ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	100 *	_	_	ns		
73A	Тв2в	Last clock edge of Byte1 to the of Byte2	Ist clock edge	1.5Tcy + 40 *	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hoto time of SDI data input to S	CK edge	100 *	_	_	ns	
75	TdoR	SDO data output rise time		_	10	25 *	ns	
76	Td6F	SDO data output fall time		_	10	25 *	ns	
78 <	TscR)	SCK output rise time (master mode)		_	10	25 *	ns	
79	TscF	SCK output fall time (master mode)		_	10	25 *	ns	
80	TscH2doV TscL2doV	SDO data output valid after SCF	(edge	_	_	50 *	ns	

^{*} Characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 3-11: SPI MASTER MODE TIMING (CKE = 1)




TABLE 3-9: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30 *	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30 *	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	SCK edge	100 *	_	_	ns	
73A	Тв2в	Last clock edge of Byte 1 to the 1 of Byte 2	1.5Tcy + 40 *	_	_	ns	Note 1	
74	TscH2diL, TscL2diL	Hold time of SDI data input to So	CK edge	100 *	_	_	ns	
75	TdoR /	SDO data output rise time		_	10	25 *	ns	
76	TdoF	SDO data output fall time		_	10	25 *	ns	
78	IscR	SCK output rise time (master mo	ode)	_	10	25 *	ns	
79	TscF	SCK output fall time (master mo	de)	_	10	25 *	ns	
80	TscH2doV, TseL2doV	SDO data output valid after SCK	Cedge	_	_	50 *	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SCK e	edge	Tcy *	_	_	ns	

^{*} Characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 3-12: SPI SLAVE MODE TIMING (CKE = 0)




TABLE 3-10: SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions		
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		JcY*	_		ns			
71	TscH	SCK input high time	Continuous	✓.25Tcy + 30 *	_	_	ns			
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1		
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	_	_	ns			
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1		
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to	SCK edge	100 *	_	_	ns			
73A	Тв2в	Last clock edge of Byte 1 to the of Byte2	1st clock edge	1.5Tcy + 40 *	_		ns	Note 1		
74	TscH2diL, TscL2diL	Hold time of SDI data input to S	CK edge	100 *	_	1	ns			
75	TdoR	SDO data output rise time		_	10	25 *	ns			
76	TdøF	SDO data output fall time		_	10	25 *	ns			
77 (TsøH2doZ	SS to SDO output hi-impedance	се	10 *	_	50 *	ns			
78	TscR	SCK output rise time (master m	ode)	_	10	25 *	ns			
79	TscF	SCK output fall time (master mo	ode)	_	10	25 *	ns			
80	TscH2doV, TscL2doV	SDO data output valid after SCF	K edge		_	50 *	ns			
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40 *	_	_	ns			

Characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

SCK (CKP = 0)

SCK (CKP = 1)

SCK (CKP = 1)

SDO

MSb

BIT6 -----1

LSb

NSb IN

BIT6 -----1

LSb IN

FIGURE 3-13: SPI SLAVE MODE TIMING (CKE = 1)

TABLE 3-11: SPI MODE REQUIREMENTS (SLAVE MODE, CKE = 1)

Note: Refer to Figure 3-2 for load conditions.

74

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy *	_	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30 *	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30 *	_	_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte 1 to the of Byte 2	1.5Tcy + 40 *	_	_	ns	Note 1	
74	TscH2diL TscL2diL	Hold time of SDI data input to S	CK edge	100 *	_	_	ns	
75	TdoR	SDO data output rise time		_	10	25 *	ns	
76	TdoF	SDO data output fall time		_	10	25 *	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	е	10 *	_	50 *	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCh	(edge	_	_	50 *	ns	
82	TssL2doV	SDO data output valid after SS	edge	_	_	50 *	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40 *	_	_	ns	

^{*} Characterized but not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 3-14: I²C BUS START/STOP BITS TIMING




TABLE 3-12: I²C BUS START/STOP BITS REQUIREMENTS

Param.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
No.	- J	0.1.2.2.2.2.2.2			-76	1		
90	Tsu:sta	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	$\overline{}$	_/	$\sqrt{\ }$	Only relevant for repeated
		Setup time	400 kHz mode	2(Tosc)(BRG + 1) §	\angle	$\langle - \rangle$	\ n\s	START condition
			1 MHz mode (1)	2(Tosc)(BRG * 1) §		7	\bigvee	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG +1) §		$\langle - \rangle$		After this period the first
		Hold time	400 kHz mode	2(Tosc)(BRG + 1) §	F	_	ns	clock pulse is generated
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	$\langle \cdot \rangle$	-		
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	_	_		
		Setup time	400 kHz mode /	2(TOSC)(BRG + 1) §	_	_	ns	
			1 MHz mode (1)	2(Toso)(BRG +1) §		_		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	_	_		
		Hold time	400 kHz mode	2(Tosc)(BRG + 1) §	_	_	ns	
			1 MHz mode (1)	2(Tose)(BRG + 1) §	_	_		

§ This specification ensured by design.




FIGURE 3-15: I²C BUS DATA TIMING




TABLE 3-13: I²C BUS DATA REQUIREMENTS

Param No.	Sym	Characteristic		Min	Max	Units/	Conditions
100			100 kHz mode		IIIUA	/	Conditions
100	THIGH	Clock high time	400 kHz mode	2(Tosc)(BRG + 1) §	_	us (
				2(Tosc)(BRG + 1) §		jus /	$\langle \wedge \rangle$
	-	01 11 1	1 MHz mode (1)	2(Tosc)(BRG + 1) §		μs	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1) §	_/\	μs	\ <u>\</u>
			400 kHz mode	2(Tosc)(BRG + 1) §	17	pts	
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	7	\\ \mus \	>
102	TR	SDA and SCL	100 kHz mode		1000*	∨ ns∕ \	Cb is specified to be from
		rise time	400 kHz mode	20 + 0.1Cb *\	√300 *\	ns	10 to 400 pF
			1 MHz mode (1)	\	300 *	\ ns	
103	TF	SDA and SCL	100 kHz mode	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	√300/*	∨ ns	Cb is specified to be from
		fall time	400 kHz mode	20+0.1Cb	300 *>	ns	10 to 400 pF
			1 MHz mode (1)	\ \ \ \ \ \	100*	ns	
90	Tsu:sta	START condition	100 kHz mode	2(Tosc)(BRG + 1)\{	> —	μs	Only relevant for repeated
		setup time	400 kHz mode <	2(Tosc)(BRG + 1) §	_	μs	START condition
			1 MHz mode (1)	2(\(\fosc\)(BRG + \(\frac{1}{2}\))\(\frac{1}{2}\)	_	μs	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	_	μs	After this period the first
		hold time	400 kHz mode	2(To9c)(BRG + 1) §	_	μs	clock pulse is generated
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	_	μs	
106	THD:DAT	Data input	100 kHz mode	0	_	ns	
		hold time	400 kHz mode	0	0.9 *	μS	
			1 MHz mode (V)	TBD *	_	ns	
107	TSU:DAT	Data input	100 kHz mode	250 *	_	ns	Note 2
107		setup time	400 kHz/mode	100 *	_	ns	
		'/> \	1 MHz møde (1)	TBD *	_	ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1) §	_	μs	
<i>52</i>		setup time	,400 kHz mode	2(Tosc)(BRG + 1) §	_	μs	
			MHz mode (1)	2(Tosc)(BRG + 1) §	_	μs	
109	TAA	Output valid from	100 kHz mode	_	3500 *	ns	
103		clock	400 kHz mode	_	1000 *	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7 ‡		us	Time the bus must be free
110 /		7	400 kHz mode	1.3 ‡		μs	before a new transmission
/_			1 MHz mode ⁽¹⁾	TBD *	_	นร นร	can start
D/102 4) c _b	Bus capacitive loa			400 *	pF	Note 3, 4
D(105 A	/ / / 00	Bus capacitive loa	ung		700	Pι	TNOIC O, T

Characterized but not tested.

This specification ensured by design.

Note 1: Maximum pin capacitance = 10 pF for all I^2 C pins.

- 2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode I²C-bus system, but the parameter # 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

 PARAMETER # 102 + # 107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.
- 3: C_b is specified to be from 10-400pF. The minimum specifications are characterized with C_b =10pF. The rise time spec (t_f) is characterized with R_p = R_p min. The minimum fall time specification (t_f) is characterized with C_b =10pF, and R_p = R_p max. These are only valid for fast mode operation (VDD=4.5-5.5V) and where the SPM bit (SSPSTAT<7>)=1.)
- **4:** Max specifications for these parameters are valid for falling edge only. Specs are characterized with R_p=R_p min and C_h=400pF for standard mode, 200pF for fast mode, and 10pF for 1MHz mode.

[†] These parameters are for design guidance only and are not tested, nor characterized.

FIGURE 3-16: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 3-14: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	PIC17 LC XXX	_		75 */	ns	\rightarrow
121	TckRF	Clock out rise time and fall time (Master Mode)	PIC17 LC XXX	_)	40 *	ns	
122	TdtRF	Data out rise time and fall time	PIC17 LC XXX	_	1-1	>40*	>ns	

Characterized but not tested.

FIGURE 3-17: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 3-15: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNO ROV (MASTER & SLAVE) Data setup before CK (DT setup time)	15			ns	
126	Tckl/2dtl	Data hold after CK↓ (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 3-18: USART ASYNCHRONOUS MODE START BIT DETECT




TABLE 3-16: USART ASYNCHRONOUS MODE START BIT DETECT REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120A	TdtL2ckH	Time to ensure that the RX pin is sar	npled low	_	_	₹cy€	ns	
121A	TdtRF	Data rise time and fall time	Receive	_	_	Note 1	ns	
			Transmit	_		40 †	ns	
123A	TckH2bckL	Time from RX pin sampled low to first rising edge of x16 clock		_	1	TCY §	ns	

† These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: Schmitt trigger will determine logic level.

FIGURE 3-19: USART ASYNCHRONOUS RECEIVE SAMPLING WAVEFORM




TABLE 3-17: USART ASYNCHRONOUS RECEIVE SAMPLING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125A	TdtL2ckH	Setup time of RX pin to first data sampled	Tcy §			ns	
126A	TdtL2ckH	Hold time of RX pin from last data sampled	Tcy §	_		ns	

This specification ensured by design.

TABLE 3-18: A/D CONVERTER CHARACTERISTICS

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution	_	_	10	bit	VREF+ = VDD = 5.12V, $VSS \le VAIN \le VREF+$
			_	_	10*	bit	(VREF+ — VREF-) ≥ 3.0V, VREF- ≤ VAIN ≤ VREF+
A02	EABS	Absolute error	_	_	< ±1	LSb	VREF+ = VDD = 5.12V, VSS ≤ VAIN ≤ VREF+
			_	_	< ±1*	LSb	(VREF+ — VREF-) ≥ 3.0V, VREF- ≤ VAIN ≤ VREF+
A03	EIL	Integral linearity error	_	_	< ±1	LSb	VREF+ = VDD = 5.12V, VSS ≤ VAIN ≤ VREF+
			_	_	< ±1*	LSb	(VREF+ — VREF-) ≥ 3,0V, VREF- ≤ VAIN ≤ VREF+
A04	EDL	Differential linearity error	_	_	< ±1	LSb	VREF+ = VDD ≥ 5.12V, VSS ≤ VAIN ≤ VREF+
			_	_	< ±1*	LSb	(VREF+ VREF-) ≥ 3.0V, VREF- SVAIN SVREF+
A05	EFS	Full scale error	_	_	< ±1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	VAEFY = VDD = 5.12V, VSS = VAIN = VREF+
			_	_	< <u>£1*</u>	<u>S</u>	$VREF+ VREF-) \ge 3.0V$, $VREF- \le VAIN \le VREF+$
A06	EOFF	Offset error	_	_ <	× ±1	LSb	VREF+ = VDD = 5.12V, VSS ≤ VAIN ≤ VREF+
					< ±1*	LŠb	$(VREF+ \longrightarrow VREF-) \ge 3.0V$, $VREF- \le VAIN \le VREF+$
A10	_	Monotonicity	\langle	guaran-	\rightarrow		VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage (VREF+ — VREF-)	01/		_	V	VREF delta when changing voltage levels on VREF inputs.
A20A			3V *	<u> </u>	_	V	Absolute minimum electrical spec. To ensure 10-bit accuracy
A21	VREF+	Reference voltage High	AVSS/ + 3.0V	_	AVDD + 0.3V	V	
A22	VREF-	Reference voltage Low	Avss - 0.3V	_	AVDD - 3.0V	V	
A25	VAIN	Analog input voltage	Avss - 0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
A40	/AD	AXD conversion current (VDD)	_	90	_	μА	Average current consumption when A/D is on. (Note 1)
A50	IREP	XREF input current (Note 2)	10	_	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN.
		\bigvee	_	_	10	μΑ	During A/D conversion cycle

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

^{2:} VREF current is from RG0 and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

^{3:} The A/D conversion result never decreases with an increase in the Input Voltage and has no missing codes.

FIGURE 3-20: A/D CONVERSION TIMING




TABLE 3-19: A/D CONVERSION REQUIREMENTS

		[a	\ <u>\.</u>	\sim			0 1111
Param. No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
130	TAD	A/D clock period	3.0	<u> </u>		μs	Tosc based, VREF full range
			3.0	6.0	9.0 *	μs	A/D RC Mode
131	TCNV	Conversion time (Note 1)) 1 \{ \}	ĺ	12 §	TAD	
132	TACQ	Acquisition time	(Note 2)	20		μs	
			10 *			μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to ADSLK start	I	Tosc/2 §		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- § This specification ensured by design.
- Note 1: ADRES register may be read on the following TcY cycle.
 - 2: See Section 16.1 of the PIC17C7XX Data Sheet (DS30289) for minimum conditions when input voltage has changed more than 1 LSb.

FIGURE 3-21: MEMORY INTERFACE WRITE TIMING




TABLE 3-20: MEMORY INTERFACE WRITE REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tey - 10*	7	_	ns	
151	TalL2adl	ALE↓ to address out invalid(address hold time)	0*	<u> </u>	_	ns	
152	TadV2wrL	(data setup time)	0.25Tcy - 40*	_	_	ns	
153	TwrH2adl	WR↑ to data out invalid(data hold time)	\ <u>\</u>	0.25Tcy§	_	ns	
154	TwrL	WR pulse width	/ –	0.25Tcy§	_	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 3-22: MEMORY INTERFACE READ TIMING




TABLE 3-21: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Condi- tions
150	TadV2alL	AD15:AD0 (address) valid to ALE↓ (address setup time)	0.25TCY - 10*	77	-	ns	
151	TalL2adl	ALE↓ to address out invalid(address hold time)	5*			ns	
160	TadZ2oeL	AD15:AD0 hi-impedance to $\overline{\text{OE}}$ ↓	\\Q*\\	_		ns	
161	ToeH2adD	OE↑ to AD15:AD0 driven	Q.25\(\text{CY} - 15\)*	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	45*	_	_	ns	
163	ToeH2adI	OE to data in invalid (data hold time)	○ 0*	_	_	ns	
164	TalH	ALE pulse width	_	0.25Tcy §	_	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑(cycle time)	_	Tcy §	_	ns	
167	Tacc	Address access time	_	_	0.75Tcy - 45*	ns	
168	Toe	Output enable access time (OE low to Data Valid)	_	_	0.5Tcy - 75*	ns	

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 51, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[§] This specification ensured by design.

NOTES:

4.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Please refer to the PIC17C7XX Data Sheet (DS30289) for the most current graphs and tables.

NOTES:

5.0 PACKAGING INFORMATION

5.1 Package Marking Information

PIC17C752 -16/PTL16

Legend: MM...M Microchip part number information XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters

for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*}Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026

Drawing No. C04-085

INDEX

A /D	
A/D	20
Converter Characteristics	. 30
Assembler	_
MPASM Assembler	5
D	
Development Support	5
E	
Electrical Characteristics	
Absolute Maximum Ratings	9
Capture Timing	
CLKOUT and I/O Timing	
External Clock Timing	
Memory Interface Read Timing	
Memory Interface Write Timing	
Reset, Watchdog Timer, Oscillator Start-up	. 02
Timer and Power-up Timer Timing	10
Timer0 Clock Timing	
Timer1, Timer2 and Timer3 Clock Timing	
Timing Parameter Symbology	
USART Module Synchronous Receive Timing	
USART Module Synchronous Transmission Timing	
Errata	2
F	
Family of Devices	
PIC17C7XX	4
M	
MPLAB Integrated Development Environment Software	5
P	
Packaging Information	.37
PICSTART® Plus Entry Level Development System	
PRO MATE® II Universal Programmer	
S	0
-	
Software Simulator (MPLAB-SIM)	C
T	
Timing Diagrams	
A/D Conversion	
Capture Timing	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop bits	. 26
Memory Interface Read	
Memory Interface Write	. 32
PWM Timing	. 21
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	. 19
Timer0 Clock	
Timer1, Timer2 and Timer3 Clock	
USART Module Synchronous Receive	
USART Module Synchronous Transmission	28
V	. 20
-	4.4
VDD	. 11
W	
WWW. On-Line Support	2

NOTES:

DS30176A-page 40

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- · Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	o: Technical Publications Manager	Total Pages Sent
RE:	RE: Reader Response	
From	rom: Name	
	Company	
A		FAX: (
	application (optional):	
VVOI	Vould you like a reply?YN	
Dev	Device: PIC17LC75X-16/PTL16 Literature Number	r: DS30176A
Que	Questions:	
1.	. What are the best features of this document?	
2.	. How does this document meet your hardware and	software development needs?
3.	. Do you find the organization of this data sheet easy	to follow? If not, why?
4.	. What additions to the data sheet do you think woul	d enhance the structure and subject?
5.	. What deletions from the data sheet could be made	without affecting the overall usefulness?
6.	. Is there any incorrect or misleading information (wh	nat and where)?
7.	. How would you improve this document?	
8.	. How would you improve our software, systems, and	d silicon products?

PIC17LC75X-16/PTL16 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

Ordering Number	Maximum Frequency	Package	Temperature	Other
PIC17LC756A-16/PTL16	16MHz	64-TQFP	0°C to +70°C	
PIC17LC752-16/PTL16	16MHz	64-TQFP	0°C to +70°C	
PIC17LC756AT-16/PTL16	16MHz	64-TQFP	0°C to +70°C	Tape and Reel
PIC17LC752T-16/PTL16	16MHz	64-TQFP	0°C to +70°C	Tape and Reel

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 786-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75248 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing 100027 PRC Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222-0033 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore 188980

Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom Arizona Microchip Technology Ltd.

505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44


Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99



Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infiningement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchips products ac critical components in life support systems is not authorized except with express written approval by Microchip, No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.