## FEATURES

## Greater Than 95\% Efficiency

Current Mode Switching Architecture Provides Superior Load and Line Transient Response
Wide Input Voltage Range 3.5 V* to 16 V
User Defined Current Limit
Short Circuit Protection
Shutdown Pin
Low Dropout Voltage
Low Standby Current $160 \mu \mathrm{~A}$ typ
Low Cost
Available in 8-Lead PDIP or 8-Lead SOIC

## APPLICATIONS

Portable Computers

## Modems

## Cellular Telephones

Portable Equipment
GPS Systems
Handheld Instruments

## GENERAL DESCRIPTION

The AD P1147 is part of a family of High Efficiency Step-D own Switching Regulators. These regulators offer superior load and line transient response, a user defined current limit and an automatic power savings mode. T he automatic power savings mode is used to maintain efficiency at lower output currents. The ADP1147 incorporates a constant off-time, current mode switching architecture to drive an external P-channel M OSF ET at frequencies up to 250 kH . C onstant off-time switching generates a constant ripple current in the external inductor. This results in a wider input voltage operating range of 3.5 V * to 16 V , and a less complex circuit design.
*3.5 volt operation is for the AD P1147-3.3.


Figure 1. High Efficiency Step-Down Converter (Typical Application)

REV. 0

[^0]
## FUNCTIONAL BLOCK DIAGRAM



A very low dropout voltage with excellent output regulation can be obtained by minimizing the dc resistance of the Inductor, the $R_{\text {SENSE }}$ resistor, and the $\mathrm{R}_{\text {DS(ON) }}$ of the P-M OSFET. The power savings mode conserves power by reducing switching losses at lower output currents. When the output load current falls below the minimum required for the continuous mode the AD P1147 will automatically switch to the power savings mode. It will remain in this mode until the inductor requires additional current or the sleep mode is entered. In sleep mode with no load the standby power consumption of the device is reduced to 2.0 mW typical at $\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$.
For designs requiring even greater efficiencies refer to the ADP1148 data sheet.


Figure 2. ADP1147-5 Typical Efficiency, Figure 1 Circuit

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

ADP1147-3.3/ADP1147-5- SPECIFICATIONS
ELECTRICAL CHARACTERIST|CS $\left(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}^{1}, \mathrm{~V}_{I \mathrm{~N}}=10 \mathrm{~V}, \mathrm{~V}_{\text {SHUTDOWN }}=0 \mathrm{~V}\right.$ unless otherwise noted $)$

| Parameter | Conditions | $\mathbf{V}_{\text {s }}$ | ADP1147 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ```REGULATED OUTPUT VOLTAGE ADP1147-3-3 ADP1147-5``` | $\begin{aligned} & \mathrm{V}_{\text {IN }}=9 \mathrm{~V} \\ & \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA} \\ & \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {OUt }}$ | $\begin{aligned} & 3.23 \\ & 4.90 \end{aligned}$ | 3.33 5.05 | $\begin{aligned} & 3.43 \\ & 5.20 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT VOLTAGE LINE REGULATION | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {IN }}=7 \mathrm{~V} \text { to } 12 \mathrm{~V}, \\ & \mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA} \end{aligned}$ | $\Delta \mathrm{V}_{\text {OUT }}$ | -40 | 0 | +40 | mV |
| OUTPUT VOLTAGE LOAD REGULATION ADP1147-3.3 <br> ADP1147-5 Sleep M odeOutput Ripple | $\begin{aligned} & 5 \mathrm{~mA}<I_{\text {LOAD }}<2 \mathrm{~A} \\ & 5 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<2 \mathrm{~A} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\text {LOAD }}=0 \mathrm{~A} \end{aligned}$ | $\Delta \mathrm{V}_{\text {OUT }}$ |  | $\begin{aligned} & 40 \\ & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 65 \\ & 100 \end{aligned}$ | mV mV $m V p-p$ |
| INPUT DC SUPPLY CURRENT ${ }^{2}$ <br> N ormal M ode Sleep M ode (AD P1147-3.3) Sleep M ode (AD P1147-5) Shutdown | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & \mathrm{~V}_{\text {SHUTDOWN }}=2.1 \mathrm{~V}, 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\mathrm{Q}}$ |  | $\begin{aligned} & 1.6 \\ & 160 \\ & 160 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2.3 \\ & 250 \\ & 250 \\ & 22 \end{aligned}$ | $\begin{aligned} & m \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| CURRENT SENSE THRESHOLD VOLTAGE AD P1147-3.3 <br> AD P1147-5 | $\begin{aligned} & \mathrm{V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}+100 \mathrm{mV} \text { (Forced) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}-100 \mathrm{mV} \text { (Forced) } \\ & \mathrm{V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}+100 \mathrm{mV} \text { (Forced) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}-100 \mathrm{mV} \text { (Forced) } \end{aligned}$ | $\mathrm{V}_{5}-\mathrm{V}_{4}$ | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ | $\begin{aligned} & 10 \\ & 150 \\ & \\ & 10 \\ & 150 \end{aligned}$ | $170$ $170$ | mV <br> mV <br> mV <br> mV |
| SHUTDOWN PIN THRESHOLD | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{V}_{6}$ | 0.6 | 0.8 | 2 | V |
| SHUTDOWN PIN INPUT CURRENT | $\begin{aligned} & 0 \mathrm{~V}<\mathrm{V}_{\text {SHUTDOWN }}<8 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=16 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{6}$ |  | 1.2 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {T }}$ PIN DISCHARGE CURRENT | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUT }}$ in Regulation, $\mathrm{V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | $\mathrm{I}_{2}$ | 50 | $\begin{aligned} & 70 \\ & 2 \end{aligned}$ | $\begin{aligned} & 90 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| OFF-TIME | $\mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}, \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA}$ | $\mathrm{t}_{\text {OfF }}$ | 4 | 5 | 6 | $\mu \mathrm{S}$ |
| DRIVER OUTPUT TRANSITION TIMES | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=3000 \mathrm{pF}(\text { Pin } 8) \mathrm{V}_{\text {IN }}=6 \mathrm{~V} \end{aligned}$ | tr, tf |  | 100 | 200 | ns |

NOTES
${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality C ontrol (SQC) methods.
${ }^{2}$ D ynamic supply current is higher due to the gate charge being delivered at the switching frequency.
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage (Pin 1) . . . . . . . . . . . . . . 16 V to -0.3 V
Continuous Output Current (Pin 8) ................ 50 mA
Sense Voltages (Pins 4, 5) . . . . . . . . . . . . . . . . . 10 V to -0.3 V
Operating Ambient T emperature Range $\ldots . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Extended C ommercial T emperature Range . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature* . . . . . . . . . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
${ }^{*} \mathrm{~T}_{\mathrm{J}}$ is calculated from the ambient temperature, $\mathrm{T}_{\mathrm{A}}$, and power dissipation, $\mathrm{P}_{\mathrm{D}}$, according to the following formulas: ADP1147AN-3.3, ADP1147AN-5: $T_{J}=T_{A}+$ $\left(P_{D} \times 110^{\circ} \mathrm{C} / \mathrm{W}\right)$. ADP1147AR-3.3, $A D P 1147 A R-5: T_{J}=T_{A}+\left(P_{D} \times 150^{\circ} \mathrm{C} / \mathrm{W}\right)$.

## ORDERING GUIDE

| Model | Output <br> Voltage | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| ADP1147AN-3.3 | 3.3 V | Plastic DIP | $\mathrm{N}-8$ |
| ADP1147AR-3.3 | 3.3 V | SOIC | SO-8 |
| AD P1147AN -5 | 5 V | Plastic DIP | $\mathrm{N}-8$ |
| ADP 1147AR-5 | 5 V | SOIC | SO-8 |

ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} C^{\circ} \leq T_{A} \leq+85^{\circ} c^{2}, V_{11}=10\right.$, unless otherwise noted)

| Parameter | Conditions | $\mathrm{V}_{\mathbf{s}}$ | ADP1147 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ```REGULATED OUTPUT VOLTAGE ADP1147-3.3 ADP1147-5``` | $\begin{aligned} & \mathrm{V}_{\text {IN }}=9 \mathrm{~V} \\ & \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA} \\ & \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & 3.17 \\ & 4.85 \end{aligned}$ | $\begin{aligned} & 3.33 \\ & 5.05 \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| INPUT DC SUPPLY CURRENT <br> N ormal M ode <br> Sleep M ode (AD P1147-3.3) <br> Sleep M ode (ADP1147-5) <br> Shutdown | $\begin{aligned} & 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & 5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \\ & \mathrm{~V}_{\text {SHUTDOWN }}=2.1 \mathrm{~V}, 4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V} \end{aligned}$ | $\mathrm{I}_{\mathrm{Q}}$ |  | $\begin{aligned} & 1.6 \\ & 160 \\ & 160 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2.6 \\ & 280 \\ & 280 \\ & 28 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| CURRENT SENSE THRESHOLD VOLTAGE ADP1147-3.3 <br> ADP1147-5 | $\begin{aligned} & \mathrm{V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}{ }^{+} 100 \mathrm{mV} \text { (F orced) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}{ }^{-} 100 \mathrm{mV} \text { (Forced) } \\ & \mathrm{V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}{ }^{+} 100 \mathrm{mV} \text { (Forced) } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\text {SENSE }}(-)=\mathrm{V}_{\text {OUT }}{ }^{-} 100 \mathrm{mV} \text { (Forced) } \end{aligned}$ | $\mathrm{V}_{5}-\mathrm{V}_{4}$ | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ | $\begin{aligned} & 25 \\ & 150 \\ & \\ & 25 \\ & 150 \end{aligned}$ | $\begin{aligned} & 175 \\ & 175 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| SHUTDOWN PIN THRESHOLD |  | $\mathrm{V}_{6}$ | 0.55 | 0.8 | 2 | V |
| OFF-TIME | $\mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}, \mathrm{I}_{\text {LOAD }}=700 \mathrm{~mA}$ | $\mathrm{t}_{\text {OFF }}$ | 3.8 | 5 | 6 | $\mu \mathrm{S}$ |

NOTES
${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.
Specifications subject to change without notice.

## PIN FUNCTION DESCRIPTIONS

| Pin <br> No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}$ | Input Voltage. |
| 2 | $\mathrm{C}_{\text {T }}$ | External C apacitor C onnection. This capacitor sets the operating frequency of the device. The frequency is also dependent on the input voltage level. |
| 3 | $I_{\text {TH }}$ | Error Amplifier D ecoupling Pin. Pin 3 voltage level causes the comparator current threshold to increase. |
| 4 | SENSE(-) | This connects to internal resistive divider, which senses the output voltage. Pin 4 is also the (-) input for the current comparator. |
| 5 | SENSE(+) | This provides the + input to the current comparator. The offset between Pins 4 and 5 together with $\mathrm{R}_{\text {SENSE }}$ establish the current trip threshold. |
| 6 | SHUTDOWN | When this pin is pulled high, it keeps the M OSF ET turned off. When the pin is pulled to ground, the AD P1147 functions normally. T his pin cannot be left floating. |
| 7 | GND | Independent ground lines must be connected separately to (a) the negative pin of $\mathrm{C}_{\text {out }}$ and (b) the cathode of the Schottky diode and the negative terminal of $\mathrm{C}_{\text {IN }}$. |
| 8 | P-DRIVE | Provides high current drive for the M OSFET. Voltage swing is from $\mathrm{V}_{\text {IN }}$ to ground at this pin. |

PIN CONFIGURATIONS


8-Lead SOIC (SO-8)


## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP1147 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Figure 3. Selecting $R_{\text {SENSE }} v s$. Maximum Output Current


Figure 6. Typical Efficiency Losses


Figure 9. Load Regulation


Figure 4. Operating Frequency vs. Timing Capacitor


Figure 7. Efficiency vs. Input Voltage


Figure 10. DC Supply Current


Figure 5. Selecting Minimum Output Capacitor vs. ( $\left.V_{I N}-V_{\text {OUT }}\right)$ and Inductor


Figure 8. ADP1147-5 Output Voltage vs. Input Voltage


Figure 11. Supply Current in Shutdown


Figure 12. Operating Frequency vs. ( $V_{\text {IN }}-V_{\text {OUT }}$ )


Figure 15. Current Sense Threshold Voltage


Figure 18. Load Regulation ( $V_{O}=3.3 \mathrm{~V}$ ); Figure 1 Circuit with ADP1147-3.3


Figure 13. Gate Charge Supply Current


Figure 16. Efficiency vs. Input Voltage at $V_{o}=3.3 \mathrm{~V}$; Figure 1 Circuit with ADP1147-3.3


Figure 14. Off-Time vs. Vout


Figure 17. Output Voltage vs. Input Voltage ( $V_{0}=3.3 \mathrm{~V}$ ); Figure 1 Circuit with ADP1147-3.3

(a) Continuous Mode Operation

(b) Power Saving Mode

Figure 19. $C_{T}$ Waveforms


Figure 20. Circuit Diagram Indicating the Recommended Ground Plane Scheme for PCB Layout


Figure 21. 5V/3 A Regulator Using N-Channel Device


Figure 22. 3.3 V/2 A Regulator


Figure 23. Efficiency vs. Load Current at $V_{O}=3.3 \mathrm{~V}$; Figure 22 Circuit

## APPLICATIONS

The AD P1147 family of regulators incorporate a current mode, constant off-time architecture to switch an external P-channel M OSFET. T he external M OSFET can be switched at frequencies up to 250 kH . The switching frequency of the device is determined by the value selected for capacitor $C_{T}$.
A regulated output voltage is maintained by the feedback voltage at the $\operatorname{SENSE(-)\text {pin.TheSENSE(-)pinisconnectedtoan}}$ internal voltage divider. The voltage from this internal divider is fed to comparator V , and gain block G . It is then compared to an internal 1.25 volt reference.
The ADP1147 is capable of maintaining high levels of efficiency by automatically switching between the power saving and continuous modes. T he internal R-S flip-flop \#2 controls the device in the power saving mode, and gain block $G$ assumes control when the device is in the continuous mode of operation.
During the P-M OSFET on time, the voltage developed across $\mathrm{R}_{\text {SENSE }}$ is monitored by the $\operatorname{SENSE}(-)$ and $\operatorname{SENSE}(+)$ pins of the device. When this voltage reaches the threshold level of comparator $C$ the output trips, switching the $P$ drive to $V_{I N}$, and turns the external P-M OSFET off. At this point capacitor $\mathrm{C}_{T}$ begins to discharge at a rate that is determined by the off-time controller. The $\mathrm{C}_{\mathrm{T}}$ discharge current is proportional to the voltage measured at the $\operatorname{SENSE(-)}$ pin. When the voltage on cap $C_{T}$ decays to the threshold voltage $\left(\mathrm{V}_{\mathrm{TH} 1}\right)$, comparator T switches and sets R-S flip-flop \#1. This forces the P-drive output low, and turns on the $\mathrm{P}-\mathrm{M} \mathrm{OSFET}$. The sequence is then repeated. As the load current is increased, the output voltage starts to drop. This causes the gain circuit to raise the threshold of the current comparator, and the load current is now tracked.
When load currents are low, comparator B sets the R-S flip-flop \#2 and asserts the power savings mode of operation. Comparator B monitors the voltage developed across R SENSE. As the load current decreases to $50 \%$ of the designed inductor ripple current, the voltage reverses polarity. T his reversal causes comparator B to trip, setting the Q-bar output of R-S flip-flop \#2 to a logic zero, and interrupts the cycle by cycle operation of the output. The output storage capacitors are then slowly discharged by the load. When the output cap voltage decays to the $\mathrm{V}_{\text {os }}$ level of comparator V, it resets flip-flop \#2, and the normal cycle by cycle mode of operation resumes. If load currents are extremely small, the time it takes for flip-flop \#2 to reset increases. During the extended wait for reset period, capacitor $C_{T}$ will discharge below the value of $\mathrm{V}_{\mathrm{TH} 2}$ causing comparator S to trip. $T$ his forces the internal sleep bar low and the device enters the sleep mode. A significant amount of the IC is disabled during the sleep mode, reducing the ground current from 1.6 mA to $160 \mu \mathrm{~A}$, typical. In sleep mode the P-M OSFET is turned off until additional inductor current is required. The sleep mode is terminated when flip-flop \#2 is reset.
D ue to the constant off-time architecture, the input voltage has an effect on the device switching frequency. T o limit the effects of this variation in frequency the discharge current is increased as the device approaches the dropout voltage of $\mathrm{V}_{\text {IN }}+1.5 \mathrm{~V}$. In the dropout mode the P-M OSFET is constantly turned on.

## Determining the Output Current and the Value for $\mathbf{R}_{\text {sense }}$

 The value selected for $\mathrm{R}_{\text {SENSE }}$ is determined by the required output current. The current comparator C has a threshold voltage range of $10 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ to $150 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ maximum. This threshold sets the peak current in the external inductor and yields a maximum output current of:$$
I_{\text {MAX }}=I_{\text {PEAK }}-\frac{I_{\text {RIPPLE }} p-p}{2}
$$

The resistance values for $R_{\text {SENSE }}$ can range from $20 \mathrm{~m} \Omega$ to $200 \mathrm{~m} \Omega$. A graph for selecting $\mathrm{R}_{\text {SENSE }} \mathrm{vs}$. the maximum output current is shown in Figure 3.
The value of $\mathrm{R}_{\text {SENSE }}$ can be determined by using the following equation:

$$
\mathrm{R}_{\text {SENSE }}(\text { in } \mathrm{m} \Omega)=100 / \mathrm{I}_{\text {MAX }}
$$

This equation allows for a design margin due to component variations.
The following equations are used to approximate the trip point for the power savings mode and the peak short circuit current.

$$
\begin{gathered}
I_{\text {POWER SAVINGS }} \sim 5 \mathrm{mV} / R_{\text {SENSE }}+V_{0} \mathrm{t}_{\mathrm{OFF}} / 2 \mathrm{~L} \\
\mathrm{I}_{\text {SC(PK) }}=150 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}
\end{gathered}
$$

The ADP1147 automatically increases the $\mathrm{t}_{\mathrm{OFF}}$ time when a short circuit condition is encountered. This allows sufficient time for the inductor to decay between switching cycles. Due to the resulting inductor ripple current the average short circuit current $\mathrm{I}_{\mathrm{SC}(\mathrm{AVG})}$ is reduced to approximately $\mathrm{I}_{\text {MAX }}$.

## Determining the Operating Frequency and Selecting Values for $C_{T}$ and $L$

The AD P1147 incorporates a constant off-time architecture to switch an external P-M OSFET. The off-time ( $\mathrm{t}_{\mathrm{OFF}}$ ) is determined by the value of the external timing cap $C_{T}$. When the P-M OSFET is turned on the voltage across $C_{T}$ is charged to approximately 3.3 volts. During the switch off-time the voltage on $C_{T}$ is discharged by a current that is proportional to the voltage level of $\mathrm{V}_{\text {OUT }}$. $T$ he voltage across $\mathrm{C}_{\mathrm{T}}$ is representative of the current in the inductor, which decays at a rate that is proportional to $\mathrm{V}_{\text {OUt }}$. Due to this relationship the value of the inductor must track the value selected for $C_{T}$.
The following equation is used to determine the desired continuous mode operating frequency:

$$
C_{T}=\frac{1-\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN }}+V_{D}}}{13 \times 10^{4} \times f}
$$

$V_{D}=$ the voltage drop across the Schottky diode.
The graph in Figure 4 can be used to help determine the capacitance value of $C_{T}$ vs. the operating frequency and input voltage.
The P-M OSFET gate charge losses increase with the operating frequency and results in lower efficiency (see the Efficiency section).

## ADP1147-3.3/ADP1147-5

The formula used to calculate the continuous operating frequency is:

$$
\begin{aligned}
& f=\frac{1-\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN }}+V_{D}}}{t_{\text {OFF }}} \\
& t_{\text {OFF }}=1.3 \times 10^{4} \times C_{T} \times \frac{V_{\text {REG }}}{V_{\text {OUT }}}
\end{aligned}
$$

$\mathrm{V}_{\text {REG }}$ is the value of the desired output voltage. $\mathrm{V}_{\text {OUT }}$ is the actual measured value of the output voltage. When in regulation $V_{\text {REG }} V_{\text {OUT }}$ is equal to 1 . The switching frequency of the ADP1147 decreases as the input voltage decreases. The AD P1147 will reduce the $t_{\text {OFF }}$ time by increasing the discharge current in capacitor $C_{T}$ if the input to output voltage differential falls below 1.5 volts. T his is to eliminate the possible occurrence of audible switching prior to dropout.
N ow that the operating frequency has been determined and the value selected for $C_{T}$, the required inductance for inductor $L$ can be computed. T he inductor $L$ should be chosen so it will generate no more than $25 \mathrm{mV} / \mathrm{R}_{\text {SENSE }}$ of peak-to-peak inductor ripple current.

The following equation is used to determine the required value for inductor L:

$$
\begin{aligned}
& \frac{25 \mathrm{mV}}{\mathrm{R}_{\text {SENSE }}}=\frac{\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {D }}\right) \times t_{\text {OFF }}}{\mathrm{L}_{\text {MIN }}} \text { or } \\
& \mathrm{L}_{\text {MIN }}=\frac{\left(\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {D }}\right) \times t_{\text {OFF }} \times R_{\text {SENSE }}}{25 \mathrm{mV}}
\end{aligned}
$$

Substituting for $t_{\text {OFF }}$ above gives the minimum required inductor value of:

$$
\mathrm{L}_{\text {MIN }}=5.1 \times 10^{5} \times \mathrm{R}_{\text {SENSE }} \times \mathrm{C}_{T} \times \mathrm{V}_{\text {REG }}
$$

The ESR requirements for the output storage capacitor can be relaxed by increasing the inductor value, but efficiency due to copper losses will be reduced. Conversely, the use of too low an inductance may allow the inductor current to become discontinuous, causing the device to enter the power savings mode prematurely. As a result of this the power savings threshold is lowered and the efficiency at lower current levels is severely reduced.

## Inductor Core Considerations

N ow that the minimum inductance value for $L$ has been determined, the inductor core selection can be made. High efficiency converters generally cannot afford the core losses found in low cost powdered iron cores. T his forces the use of a more expensive ferrite, molypermalloy, or K ool $\mathrm{Mu}^{\circledR}$ cores. The typical efficiency in Figure 1 reflects the use of a molypermalloy core. The cost of the inductor can be cut in half by U sing a K ool Mu core type CTX 50-4 by Coiltronics, but the efficiency will be approximately $1 \%-2 \%$ less. The actual core losses are not dependent on the size of the core, but on the amount of inductance. An increase in inductance will yield a decrease in the amount of core loss. Although this appears to be desirable, more inductance requires more turns of wire with added resistance and greater copper losses.

K ool Mu is a registered trademark of M agnetics, Inc.

U sing a ferrite cores in a design can produce very low core losses, allowing the designer to focus on minimizing copper loss and core saturation problems. Ferrite cores exhibit a condition known as "H ard Saturation," which results in an abrupt collapse of the inductance when the peak design current is exceeded. This causes the inductor ripple current to rise sharply, the output ripple voltage to increase and the power savings mode of operation to be erroneously activated. T o prevent this from occurring the core should never be allowed to saturate.
M olypermalloy (from M agnetics, Inc.) is a very good, low loss core material for a toroids, but is more expensive than a ferrite core. A reasonable compromise between price and performance, from the same manufacturer is K ool M u . T oroidal cores are extremely desirable where efficient use of available space and several layers of wire are required. They are available in various surface mount configurations from Coiltronics Inc. and other companies.

## Power MOSFET Selection and Considerations

The AD P1147 requires the use of an external P-channel M OSFET. The major parameters to be considered when selecting the power M OSFET are the threshold voltage $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}$ and the on resistance of the device $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text {. }}$
The minimum input voltage determines if the design requires a logic level or a standard threshold M OSFET. In applications where the input voltage is $>8$ volts, a standard threshold M OSFET with a $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}$ of $<4$ volts can be used. In designs where $\mathrm{V}_{\text {IN }}$ is $<8$ volts, a logic level M OSFET with a $\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}$ of $<2.5$ volts is recommended. N ote: If a logic level M OSFET is selected, the supply voltage to the ADP1147 must not exceed the absolute maximum for the $\mathrm{V}_{\mathrm{GS}}$ of the M OSFET (e.g., < $\pm 8$ volts for IRF 7304).

The $R_{D S(O N)}$ requirement for the selected power M OSFET is determined by the maximum output current ( $\mathrm{I}_{\mathrm{MAX}}$ ). An assumption is made that when the ADP1147 is operating in the continuous mode, either the Schottky D iode or the M OSFET are always conducting the average load current. The following formulas are used to determine the duty cycle of each of the components.

$$
\begin{aligned}
& \text { P _ Channel M O SFET D uty Cycle }=\frac{V_{\text {OUT }}+V_{D}}{V_{\text {IN }}+V_{D}} \\
& \text { Schottky D iode D uty C ycle }=\frac{V_{I N}-V_{D}}{V_{I N}+V_{D}}
\end{aligned}
$$

O nce the Duty C ycle is known, the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ requirement for the Power M OSFET can be determined by:

$$
R_{\text {DS(ON })}=\frac{\left(V_{I N}+V_{D}\right) \times P_{P}}{\left(V_{\text {OUT }}+V_{D}\right) \times I_{M A X}{ }^{2} \times\left(1+\delta_{P}\right)}
$$

where $P_{p}$ is the max allowable power dissipation and where $\delta_{p}$ is the temperature dependency of $\mathrm{R}_{\mathrm{DS}(0 \mathrm{~N})}$ for the M OSFET. Efficiency and thermal requirements will determine the value of $P_{p}$, (refer to Efficiency section). M OSFETS usually specify the $1+\delta$ as a normalized $\mathrm{R}_{\mathrm{DS}(O \mathrm{~N})}$ vs. temperature trace, and $\delta$ can be approximated to $0.007 /{ }^{\circ} \mathrm{C}$ for most low voltage M OSFETs.

## Output Diode Considerations

When selecting the output diode careful consideration should be given to peak current and average power dissipation so the maximum specifications for the diode are not exceeded.

The Schottky diode is in conduction during the M OSFET offtime. A short circuit of $\mathrm{V}_{\text {OUT }}=0$ is the most demanding situation on for the diode. During this time it must be capable of delivering $\mathrm{I}_{\mathrm{SC}(\mathrm{PK})}$ for duty cycles approaching $100 \%$. T he equation below is used to calculate the average current conducted by the diode under normal load conditions.

$$
I_{D 1}=\frac{V_{\text {IN }}-V_{\text {OUT }}}{V_{\text {IN }}+V_{D}} \times I_{\text {LOAD }}
$$

To guard against increased power dissipation due to undesired ringing, it is extremely important to adhere to the following:

1. Use proper grounding techniques.
2. K eep all track lengths as short as possible, especially connections made to the diode (refer to PCB L ayout Considerations section).
The allowable forward voltage drop of the diode is determined by the maximum short circuit current and power dissipation. The equation below is used to calculate $\mathrm{V}_{\mathrm{F}}$ :

$$
V_{F}=P_{D} / I_{S C(P K)}
$$

where $P_{D}$ is the maximum allowable power dissipation and is determined by the system efficiency and thermal requirements (refer to Efficiency Section).

## $\mathrm{C}_{\text {IN }}$ Considerations

D uring the continuous mode of operation the current drawn from the source is a square wave with a duty cycle equal to $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$. T o reduce or prevent large voltage transients an input capacitor with a low ESR value and capable of handling the maximum rms current should be selected. The formula below is used to determine the required maximum rms capacitor current:

$$
C_{\text {IN }} I_{\text {RMS }}=\left[V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)\right]^{0.5} \times I_{\text {MAX }} N_{\text {IN }}
$$

The maximum for this formula is reached when $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{\text {OUT }} / 2$. It is best to use this worst case scenario for design margin. $M$ anufacturers of capacitors typically base the current ratings of their caps on a 2000-hour life. This requires a prudent designer to use capacitors that are derated or rated at a higher temperature. The use of multiple capacitors in parallel may also be used to meet design requirements. The capacitor manufacturer should be consulted for questions regarding specific capacitor selection.
In addition, for high frequency decoupling a $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$ ceramic capacitor should be placed and connected as close to the $\mathrm{V}_{\text {IN }}$ pin as possible.

## $\mathrm{C}_{\text {out }}$ Considerations

The minimum required ESR value is the primary consideration when selecting $\mathrm{C}_{\text {out }}$. F or proper circuit operation the ESR value of $\mathrm{C}_{\text {out }}$ must be less than two times the value selected for $\mathrm{R}_{\text {SENSE }}$ (see equation below):

$$
\text { Cout } \mathrm{M} \text { inimum Required ESR }<2 \text { R }_{\text {SENSE }}
$$

When selecting a capacitor for $\mathrm{C}_{\text {OUT }}$, the minimum required ESR is the primary concern. Proper circuit operation mandates that the ESR value of $\mathrm{C}_{\text {out }}$ must be less than two times the value of $\mathrm{R}_{\text {SENSE }}$.
A capacitor with an ESR value equal to $\mathrm{R}_{\text {SENSE }}$ will provide the best overall efficiency. If the ESR value of C out increases to two times Rense $_{\text {SEN }}$ 1\% decrease in efficiency results. U nited

Chemicon, Nichicon and Sprague are three manufacturers of high grade capacitors. Sprague offers a capacitor that uses an OS-CON semiconductor dielectric. This style capacitor provides the lowest amount of ESR for its size, but at a higher cost. $M$ ost capacitors that meet the ESR requirements for Ip-p ripple will usually meet or exceed the rms current requirements. The specifications for the selected capacitor should be consulted.
Surface mount applications may require the use of multiple capacitors in parallel to meet the ESR or rms current requirements. If dry tantalum capacitors are used it is critical that they be surge tested and recommended by the manufacturer for use in switching power supplies such as Type 593D from Sprague. AVX offers the TPS series of capacitors with various heights from 2 mm to 4 mm . The manufacturer should be consulted for the latest information, specifications and recommendations concerning specific capacitors. When operating with low supply voltages, a minimum output capacitance will be required to prevent the device from operating in a low frequency mode (see Figure 5). The output ripple also increases at low frequencies if Cout is too small.

## Transient Response

The response of the regulator loop can be verified by monitoring the transient load response. Several cycles may be required for a switching regulator circuit to respond to a step change in the dc load current (resistive load). When a step in the load current takes place a change in $\mathrm{V}_{\text {out }}$ occurs. The amount of the change in $V_{\text {OUT }}$ is equal to the delta of $I_{\text {LOAD }} \times E S R$ of $C_{\text {OUT }}$. The delta of I LOAD charges or discharges the output voltage on capacitor Cout. This continues until the regulator loop responds to the change in load and is able to restore $\mathrm{V}_{\text {out }}$ to its original value. $V_{\text {Out }}$ should be monitored during the step change in load for overshoot, undershoot or ringing, which may indicate a stability problem. The circuit shown in Figure 1 contains external components that should provide sufficient compensation for most applications. T he most demanding form of a transient that can be placed on a switching regulator is the hot switching in of loads that contain bypass or other sources of capacitance greater than $1 \mu \mathrm{~F}$. When a discharged capacitor is placed on the load it is effectively placed in parallel with the output cap Cout, and results in a rapid drop in the output voltage $\mathrm{V}_{\text {OUt }}$. Switching regulators are not capable of supplying enough instantaneous current to prevent this from occurring. Therefore, the inrush current to the load capacitors should be held below the current limit of the design.

## Efficiency

Efficiency is one of the most important reasons for choosing a switching regulator. The percentile efficiency of a regulator can be determined by dividing the output power of the device by the input power and then multiplying the results by 100. Efficiency losses can occur at any point in a circuit and it is important to analyze the individual losses to determine changes that would yield the most improvement. The efficiency of a circuit can be expressed as:

$$
\% \text { efficiency }=100 \%-(\% \text { L } 1+\% \text { L } 2+\% \text { L } 3 \ldots \text {. . etc. })
$$

L1, L2, L3, etc., are the individual losses as a percentage of the input power. In high efficiency circuits small errors result when expressing losses as a percentage of the output power.

## ADP1147-3.3/ADP1147-5

Losses are encountered in all elements of the circuit, but the four major sources for the circuit shown in Figure 1 are:

1. The ADP1147 dc bias current.
2. The M OSFET gate charge current.
3. The $I^{2} \times R$ losses.
4. The voltage drop of the Schottky diode.
5. The ADP1147's dc bias current is the amount of current that flows into $\mathrm{V}_{\text {IN }}$ of the device minus the gate charge current. With $\mathrm{V}_{\text {IN }}=10$ volts, the dc supply current to the device is typically $160 \mu \mathrm{~A}$ for a no load condition, and increases proportionally with load to a constant of 1.6 mA in the continuous mode of operation. L osses due to dc bias currents increase as the input voltage $\mathrm{V}_{\text {IN }}$ is increased. At $\mathrm{V}_{\mathrm{IN}}=10$ volts the dc bias losses are usually less than $1 \%$ with a load current greater than 30 mA . When very low load currents are encountered the dc bias current becomes the primary point of loss.
6. The M OSFET gate charge current is due to the switching of the power M OSFET's gate capacitance. As the M OSFET's gate is switched from a low to a high and back to a low again, charge impulses dQ travel from $\mathrm{V}_{\text {IN }}$ to ground. T he current out of $\mathrm{V}_{\mathrm{IN}}$ is equal to $\mathrm{dQ} / \mathrm{dt}$ and is usually much greater than the dc supply current. When the device is operating in the continuous mode the I gate charge is $=f\left(Q_{P}\right)$. T ypically a P-channel power M OSFET with an $R_{D S}$ on of $135 \mathrm{~m} \Omega$ will have a gate charge of 40 nC . With a 100 kHz , switching frequency in the continuous mode, the I gate charge would equate to 4 mA or about a $2 \%-3 \%$ loss with a $\mathrm{V}_{\mathrm{IN}}$ of 10 volts.
It should be noted that gate charge losses increase with switching frequency or input voltage. A design requiring the highest efficiency can be obtained by using more moderate switching frequencies.
7. $I^{2} \times R$ loss is a result of the combined dc circuit resistance and the output load current. T he primary contributors to circuit dc resistance are the M OSFET, the Inductor and $\mathrm{R}_{\text {SENSE }}$. In the continuous mode of operation the average output current is switched between the M OSFET and the Schottky diode and a continuous current flows through the inductor and $\mathrm{R}_{\text {SENSE }}$. T herefore the $\mathrm{R}_{\text {DS(ON) }}$ of the M OSFET is multiplied by the on portion of the duty cycle. T he result is then combined with the resistance of the Inductor and $\mathrm{R}_{\text {SENSE }}$. The following equations and example show how to approximate the $I^{2} \times R$ losses of a circuit.

$$
\begin{gathered}
R_{\text {DS(ON) }} \times(\text { Duty Cycle })+R_{\text {INDUCTOR }}+R_{\text {SENSE }}=R \\
I_{\text {LOAD }} \times R=P_{\text {LOSS }} \\
V_{\text {OUT }} \times I_{\text {LOAD }}=P_{\text {OUT }} \\
P_{\text {LOSS }} / P_{\text {OUT }} \times 100=\% I^{2} \times R_{\text {LOSS }} .
\end{gathered}
$$

With the duty cycle $=0.5, \mathrm{R}_{\text {INDUCTOR }}=0.15, \mathrm{R}_{\text {SENSE }}=0.05$ and $I_{\text {LOAD }}=0.5 \mathrm{~A}$. The result would be a $3 \% I^{2} \mathrm{R}$ loss. $T$ he effects of $I^{2} R$ losses causes the efficiency to fall off at higher output currents.
4. At high current loads the Schottky diode can be a substantial point of power loss. The diode efficiency is further reduced by the use of high input voltages. To calculate the diode loss, the load current should be multiplied by the duty cycle of the diode times the forward voltage drop of the diode.

$$
I_{\text {LOAD }} \times \% \text { duty cycle } \times V_{\text {DROP }}=\text { Diode L OSS }
$$

Figure 6 indicates the distribution of losses versus load current in a typical ADP1147 switching regulator circuit. With medium current loads the gate charge current is responsible for a substantial amount of efficiency loss. At lower loads the gate charge losses become large in comparison to the load, and result in unacceptable efficiency levels. When low load currents are encountered the AD P1147 employs a power savings mode to reduce the effects of the gate loss. In the power savings mode of operation the dc supply current is the major source of loss and becomes a greater percentage as the output current decreases.
L osses at higher loads are primarily due to $I^{2} R$ and the Schottky diode. All other variables such as capacitor ESR dissipation, M OSFET switching, and inductor core losses typically contribute less than 2\% additional loss.

## Circuit Design Example

In using the design example below assumptions are as follows:
$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ olts
$\mathrm{V}_{\text {OUT }}=3.3$ Volts
$\mathrm{V}_{\text {DIODE }}$ drop $\left(\mathrm{V}_{\mathrm{D}}\right)=0.4 \mathrm{~V}$ olts
$I_{\text {MAX OUT }}=1$ Amp
M ax switching frequency ( f ) $=100 \mathrm{kHz}$.
The values for $R_{\text {SENSE }}, C_{T}$ and $L$ can be calculated based on the above assumptions.
$R_{\text {SENSE }}=100 \mathrm{mV} / 1 \mathrm{Amp}=100 \mathrm{~m} \Omega$.
$\mathrm{t}_{\text {OFF }}$ time $=(1 / 100 \mathrm{kHz}) \times[1-(3.7 / 5.4)]=3.15 \mu \mathrm{~s}$.
$C_{T}=3.15 \mu \mathrm{~s} /\left(1.3 \times 10^{4}\right)=242 \mathrm{pF}$.
$\mathrm{L}=5.1 \times 10^{5} \times 0.1 \Omega \times 242 \mathrm{pF} \times 3.3 \mathrm{~V}=41 \mu \mathrm{H}$.
If we further assume:

1. The data is specified at $+25^{\circ} \mathrm{C}$.
2. M OSFET max power dissipation $\left(P_{P}\right)$ is limited to 250 mW .
3. M OSFET thermal resistance is $50^{\circ} \mathrm{C} / \mathrm{W}$.
4. The normalized $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. temperature approximation ( $\delta_{\mathrm{P}}$ ) is $0.007 /{ }^{\circ} \mathrm{C}$.
T his results in $250 \mathrm{~mW} \times 50^{\circ} \mathrm{C}$ per watt $=12.5^{\circ} \mathrm{C}$ of M OSFET heat rise. If the ambient temperature $\mathrm{T}_{\mathrm{A}}$ is $50^{\circ} \mathrm{C}$, a junction temperature of $12.5^{\circ} \mathrm{C}+50^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=62.5^{\circ} \mathrm{C} . \delta \mathrm{P}=0.007 \times$
$\left(62.5^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)=0.2625$
We can now determine the required $R_{D S(O N)}$ for the MOSFET:

$$
R_{D S(O N)}=5(0.25) / 3.3(1)^{2}(1.2625)=300 \mathrm{~m} \Omega
$$

The above requirements can be met with the use of a P -channel IRF 7204 or an Si9430.
When $\mathrm{V}_{\text {out }}$ is short circuited the power dissipation of the Schottky diode is at worst case and the dissipation can rise greatly. The following equation can be used to determine the power dissipation:

$$
P_{D}=I_{\text {SC(AVG) }} \times V_{\text {DIODE }} \text { D ROP }
$$

A $100 \mathrm{~m} \Omega \mathrm{R}_{\text {SENSE }}$ resistor will yield an $\mathrm{I}_{\text {SC(AVG) }}$ of 1 A . With a forward diode drop of 0.4 volts a 400 milliwatt diode power dissipation results.
The rms current rating needed for $\mathrm{C}_{\text {IN }}$ will be at least 0.5 A over the temperature range.

T o obtain optimum efficiency the required ESR value of $\mathrm{C}_{\text {OUT }}$ is $100 \mathrm{~m} \Omega$ or less.
The circuit should also be evaluated with the minimum input voltage. T his is done to assure that the power dissipation and junction temperature of the P-channel M OSF ET are not exceeded. At lower input voltages the operating frequency of the ADP1147 decreases. This causes the P-channel M OSFET to remain in conduction for longer periods of time, resulting in more power dissipation in the M OSFET.
The effects of $\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}$ can be evaluated if we assume the following:
$\mathrm{V}_{\text {IN(Min) }}=4.5 \mathrm{~V}$
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$
$V_{D}=0.4 \mathrm{~V}$
$f_{\text {MIN }}=(1 / 3.15 \mu \mathrm{~S}) \times(1-(3.7 / 4.9))=78 \mathrm{kHz}$.

$$
P_{D}=\frac{3.3(0.125 \Omega)(1 \mathrm{~A})^{2}(12625)}{4.5}=116 \mathrm{~mW}
$$

## Troubleshooting Hints

Efficiency is the primary reason for choosing the AD P1147 for use in an application, and it is critical to determine that all portions of the circuit are functioning properly in all modes. After the design is complete the voltage waveforms on the timing capacitor, $\mathrm{C}_{\mathrm{T}}$, at Pin 2 of the device, should be compared to the waveforms in Figures 19a and 19b.
In the continuous mode of operation the dc voltage level of the waveform on $\mathrm{C}_{\mathrm{T}}$ should never fall below the 2 V level and it should have a 0.9 V peak-to-peak sawtooth on it (see Figure 19a).
In the Power Savings $M$ ode the sawtooth waveform on $C_{T}$ will decay to ground for extended periods of time (see Figure 19b). During the time that the capacitor voltage is at ground the ADP1147 is in the power savings or sleep mode and the quiescent current is reduced to $160 \mu \mathrm{~A}$ typical.
The ripple current in the inductor should also be monitored to determine that it is approximately the same in both modes of operation. With a higher output currents the voltage level on $\mathrm{C}_{\mathrm{T}}$ should never decay to ground as this would indicate poor grounding and or decoupling.

## Printed Wire Board Layout Considerations

The PWB layout is extremely critical for proper circuit operation and the items listed below should be carefully considered (see Figure 20)

1. The signal and power grounds should be separate from each other. They should be tied together only at ground Pin 7 of the ADP1147. The power ground should be tied to the anode of the Schottky diode, and the (-) side of the $C_{\text {IN }}$ capacitor. The connections should be made with traces that are as wide and as short as possible. T he signal ground should be connected to the (-) side of capacitor C out using the same type of runs as above.
2. The sense(-) run to Pin 4 of the AD P1147 should be connected directly to the junction point of R SENSE and the + side of $\mathrm{C}_{\text {out }}$.
3. The sense(-) and sense( + ) traces should be routed together with minimum track spacing and run lengths. T he 1000 pF filter capacitor across Pins 4 and 5 of the ADP1147 should be located as close to the device as possible.
4. In order to supply sufficient ac current the ( + ) side of capacitor $\mathrm{C}_{\text {IN }}$ should be connected with wide short traces and must be located as close to the source of the P-M OSFET as possible.
5. In order to supply high frequency peak currents the input decoupling capacitors should range from $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$ and must be located as close to the $\mathrm{V}_{\mathrm{IN}}$ pin and the ground Pin 7 as possible.
6. The shutdown Pin (6) is a high impedance input and it must not be allowed to float. The normal mode of operation of the device requires that this pin be pulled low.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 8-Lead Plastic DIP

( $\mathrm{N}-8$ )


8-Lead SOIC
(SO-8)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

