

# LOW SKEW CLOCK DRIVER/ BUFFER FOR MOBILE PC WITH FOUR SO-DIMMS

#### **FEATURES:**


- 1 to 14 output buffer/driver
- Tri-state pin for testing
- I<sup>2</sup>C programming capability
- Power Supply Voltage 3.3V ±5%
- Low Skew Outputs (<200ps)</li>
- Multiple VDD and GND for noise reduction
- 28 Pin SSOP package

### **DESCRIPTION**

The QS5814 is a high speed, low noise non-inverting buffer designed for SDRAM clock buffer applications. Out of the 14 outputs, 12 could be used to drive up to four SDRAM SO-DIMMS, and the remaining can be used for external feedback to a PLL stage for synchronization to master clock.

The QS5814 also includes an  $I^2C$  interface, which can enable or disable each output clock when the lines are not used. By turning the outputs on and off,  $I^2C$  will aid in reducing the Electro Magnetic Interference (EMI).


### **FUNCTIONAL BLOCK DIAGRAM**



#### INDUSTRIAL TEMPERATURE RANGE

**APRIL 2000** 

# **PIN CONFIGURATION**



SSOP TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Description	Max.	Unit
VDD	Supply Voltage to Ground	- 0.5 to 4.6V	V
Vон	DC Output Voltage	- 0.5 to + 4.6V	V
VIL	DC Output Voltage	- 0.5 to + 4.6	V
Vı	DC Input Diode Current	- 20	mA
TA	Maximum Power Dissipation at Ta = 85°C	600	mW
Tstg	Storage Temperature	-65 to 150	°C

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **PIN DESCRIPTION**

Pin Name	Description	
SDRAM (0:5)	SDRAM Byte 0 Clock Outputs.	
SDRAM (6:11)	SDRAM Byte 1 Clock Outputs.	
SDRAM (12:13)	SDRAM Byte 2 Clock Outputs.	
BUF_IN	Input for Buffers.	
OE	Tri-State Output Enable. When asserted LOW, clock outputs are high impedance. It has $100k\Omega$ internal pull up to VDD.	
SDATA	I <sup>2</sup> C Data Input. It has 100kΩ internal pull up to V <sub>DD</sub> .	
SCLK	I <sup>2</sup> C Data Input. It has 100kΩ internal pull up to VDD.	
VDD	3.3V power supply for output buffers.	
GND	Ground for output buffers.	
GNDI <sup>2</sup> C	Ground for I <sup>2</sup> C circuitry.	
V <sub>DD</sub> I <sup>2</sup> C	3.3V Power Supply for I <sup>2</sup> C circuitry.	

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	For all Inputs	2	_	_	V
VIL	Input LOW Voltage Level	For all inputs except I <sup>2</sup> C inputs (SDATA and SCLK)	_	_	0.8	V
Іін	Input High Current	VIN = VDD	- 5	_	5	μΑ
lıL	Input Low Current	VIN = 0V	- 5	_	5	μΑ
		VIN = 0V; Inputs with 100k pull up	- 100	_	_	
		C <sub>L</sub> = 0pF; fin@66.66MHz <sup>(1)</sup>	_	50	70	
		CL = 30pF; fin@66.66MHz <sup>(1)</sup>	_	135	155	mA
IDD	Supply Current	CL = 0pF; fin@100MHz <sup>(1)</sup>	_	75	105	
		C <sub>L</sub> = 30pF; fin@100MHz <sup>(1)</sup>	_	195	230	
		BUF_IN 0 or VDD	_	_	500	μΑ
Vон	Output High Voltage	Iон = –36mA	2.4	_	_	V
Vol	Output Low Voltage	IoL = 25mA	_	_	0.4	V
VolI <sup>2</sup> C	Output Low Voltage	SDATA IOLI <sup>2</sup> C = 3mA	_	_	0.4	V

#### NOTE:

### AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
tR	Rise Time <sup>(1)</sup>	0.4V to 2.4V; C <sub>L</sub> = 30pF	1	_	2.2	ns
tF	Fall Time <sup>(1)</sup>	2.4V to 0.4V; C <sub>L</sub> = 30pF	_	_	2.2	ns
Dt	Duty Cycle <sup>(1)</sup>	VT = 1.5V; CL = 30pF	45	50	55	%
Tsĸ	Skew (output-to-output) <sup>(1)</sup>	VT = 1.5V; CL = 30pF for all outputs	_	_	200	ps
TPHL or TPLH	Propagation Delay	V <sub>T</sub> = 1.5V	_	_	6	ns
TPROP EN	Enable Delay	V <sub>T</sub> = 1.5V	_	_	8	ns
TPROP DIS	Disable Delay	VT = 1.5V	_	_	8	ns

#### NOTE:

# **OPERATING CHARACTERISTICS, TA = 25°C**

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	VDD Power Supply Voltage		3.3	3.465	V
TA	Operating Temperature	-40	25	85	°C
CL	Load Capacitance	_	_	30	pF
Cin	Input Capacitance(1)	_	_	15	pF

<sup>1.</sup> Typical values are at Vcc = 3.3V, +25°C ambient.

<sup>1.</sup> Guaranteed by design, not subject to 100% production testing.

### I<sup>2</sup>C SERIAL INTERFACE CONTROL

The I<sup>2</sup>C interface permits individual enable/disable of each clock output: any unused outputs may be disabled to reduce the EMI. The QS5814 is a slave receiver device. It can read back the data stored in the latches for verification.

The data transfer rate supported by the I<sup>2</sup>C interface is 100k bits/sec. Data is transferred in bytes (with the addition of start, stop, acknowledge bits) in sequential order from the lowest to highest byte with the ability to stop after any complete byte has been transferred. The first two bytes transferred must be a Command Code followed by a Byte Count. Both of these bytes are ignored by the device.

The I2C address of the QS5814 is:

A7	A6	<b>A</b> 5	<b>A</b> 4	A3	A2	A1
1	1	0	1	0	0	1

Address A0 is the read/write bit and is set to 0 for writes and 1 for reads. During read back, the first byte read is a Byte Count representing the number of bytes following (fixed at 3).

## **SERIAL CONFIGURATION COMMAND BITMAPS**

Byte 0: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin#	Description
Bit 7	11	SDRAM 5 (Active/Inactive)
Bit 6	10	SDRAM 4 (Active/Inactive)
Bit 5	_	Initialize to 0
Bit 4	_	Initialize to 0
Bit 3	7	SDRAM 3 (Active/Inactive)
Bit 2	6	SDRAM 2 (Active/Inactive)
Bit 1	3	SDRAM 1 (Active/Inactive)
Bit 0	2	SDRAM 0 (Active/Inactive)


Byte 1: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin#	Description
Bit 7	27	SDRAM 11 (Active/Inactive)
Bit 6	26	SDRAM 10 (Active/Inactive)
Bit 5	23	SDRAM 9 (Active/Inactive)
Bit 4	22	SDRAM 8 (Active/Inactive)
Bit 3	_	Initialize to 0
Bit 2	_	Initialize to 0
Bit 1	19	SDRAM 7 (Active/Inactive)
Bit 0	18	SDRAM 6 (Active/Inactive)

Byte 2: SDRAM Active/Inactive Register (1 = Enable, 0 = Disable), Default = Enable

Bit	Pin#	Description
Bit 7	17	SDRAM 13 (Active/Inactive)
Bit 6	12	SDRAM 12 (Active/Inactive)
Bit 5	_	Reserved, 1 at power up, set to 0
Bit 4	_	Reserved, 1 at power up, set to 0
Bit 3	_	Reserved, 1 at power up, set to 0
Bit 2	_	Reserved, 1 at power up, set to 0
Bit 1	_	Reserved, 1 at power up, set to 0
Bit 0		Reserved, 1 at power up, set to 0


# **TEST CIRCUIT**




Parameter Tested	Switch Position
tPLZ, tPZL	Closed
All Others	Open

# **AC TIMING DIAGRAM**


# **ENABLE AND DISABLE TIMES**



# **PROPAGATION DELAY**



# **ORDERING INFORMATION**





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.