# LOW SKEW PLL CLOCK DRIVER TURBOCLOCK™ JR.

QS59910

## **FEATURES:**

- Eight zero delay outputs
- Selectable positive or negative edge synchronization
- Synchronous output enable
- Output frequency: 25MHz to 85MHz
- TTL outputs
- 3 skew grades: QS59910-2: t<sub>SKEW0</sub> < 250ps QS59910-5: t<sub>SKEW0</sub> < 500ps QS59910-7: t<sub>SKEW0</sub> < 750ps</li>
- 3-level input for PLL range control
- PLL bypass for DC testing
- External feedback, internal loop filter
- 46mA I<sub>OI</sub> high drive outputs
- Low Jitter: <200ps peak-to-peak</li>
- Outputs drive  $50\Omega$  terminated lines
- Pin compatible with Cypress CY7B9910
- Available in SOIC Package

## **DESCRIPTION:**

The QS59910 is a high fanout phase lock loop clock driver intended for high performance computing and data-communications applications. The QS59910 has eight zero delay TTL outputs.


The QS59910 maintains Cypress CY7B9910 compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (Vcco/PE). When the GND/sOE pin is held low, all the outputs are synchronously enabled (CY7B9910 compatibility). However, if GND/sOE is held high, all the outputs except Q2 and Q3 are synchronously disabled.

Furthermore, when the Vcco/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input (CY7B9910 compatibility). When Vcco/PE is held low, all the outputs are synchronized with the negative edge of REF.

The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.


## **FUNCTIONAL BLOCK DIAGRAM**



**COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES** 

**MARCH 2000** 

# **PIN CONFIGURATION**



SOIC TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Rating	Max.	Unit
	Supply Voltage to Ground	-0.5 to +7	٧
Vı	DC Input Voltage	-0.5 to +7	٧
	Maximum Power Dissipation (TA = 85°C)	530	mW
Tstg	Storage Temperature Range	-65°C to +150°C	°C

## NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **CAPACITANCE** (TA = 25° C, f = 1MHz, VIN = 0V)

Parameter	Description	Тур.	Max.	Unit
CIN	Input Capacitance	5	7	pF

#### NOTE:

 Capacitance applies to all inputs except TEST and FS. It is characterized but not production tested.

# **PIN DESCRIPTION**

Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST (1)	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Set LOW for normal operation.
GND/ sOE (1)	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except Q2 and Q3) in a LOW state - Q2 and Q3 may be used as the feedback signal to maintain phase lock. Set GND/sOE LOW for normal operation.
Vcca/PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock.
FS <sup>(2)</sup>	IN	Frequency range select. 3 level input.  FS = GND: 25 to 35MHz.  FS = MID (or open): 35 to 60MHz  FS = Vcc: 60 to 85MHz
Q0 - Q7	OUT	8 clock output
Vccn	PWR	Power supply for output buffers
Vccq	PWR	Power supply for phase locked loop and other internal circuitry
GND	PWR	Ground

#### NOTES:

- 1. When TEST = MID and  $\frac{\text{GND}}{\text{SOE}}$  = HIGH, PLL remains active.
- 2. This input is wired to Vcc, GND, or unconnected. Default is MID level. If it is switched in the real time mode, the outputs may glitch, and the PLL may require an additional lock time before all data sheet limits are achieved.

## RECOMMENDED OPERATING RANGE

		QS59910-5, -7 (Industrial)		QS59 (Comm		
Symbol	Description	Min.	Max.	Min.	Max.	Unit
Vcc	Power Supply Voltage	4.5	5.5	4.75	5.25	V
Та	Ambient Operating Temperature	-40	+85	0	+70	°C

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condi	tions	Min.	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH (R	2	_	V	
VIL	Input LOW Voltage	Guaranteed Logic LOW (RI	Guaranteed Logic LOW (REF, FB Inputs Only)			V
VIHH	Input HIGH Voltage (1)	3-Level Inputs Only		Vcc-1	_	V
VIMM	Input MID Voltage (1)	3-Level Inputs Only		Vcc/2-0.5	Vcc/2+0.5	V
VILL	Input LOW Voltage (1)	3-Level Inputs Only		_	1	V
lin	Input Leakage Current (REF, FB Inputs Only)	VIN = Vcc or GND Vcc = Max.		_	±5	μΑ
	( ) Linguis Coup,	VIN = VCC	HIGH Level	_	±200	
<b>I</b> 3	3-Level Input DC Current (TEST, FS)	VIN = VCC/2	MID Level	_	±50	μA
		Vin = GND	LOW Level	_	±200	
lpu	Input Pull-Up Current (Vcco/PE)	Vcc = Max., Vin = GND	- 1	_	±100	μA
<b>I</b> PD	Input Pull-Down Current (GND/sOE)	Vcc = Max., Vin = Vcc		_	±100	μA
Vон	Output HIGH Voltage	Vcc = Min., IoH = -16mA		_	_	V
		Vcc = Min., Iон = -40mA		2.4	_	V
Vol	Output LOW Voltage	VCC = Min., IOL = 46mA	_	0.45	V	
los	Output Short Circuit Current (2)	Vcc = Max., Vo = GND	Vcc = Max., Vo = GND			mA

#### NOTES

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Тур.	Max.	Unit	
Icco	Quiescent Power Supply Current	Vcc = Max., TEST = MID, REF = LOW, GND/SOE = LOW, All outputs unloaded	10	40	mA
Δlcc	Power Supply Current per Input HIGH	Vcc = Max., Vin = 3.4V	0.4	1.5	mA
ICCD	Dynamic Power Supply Current per Output	Vcc = Max., CL = 0pF	100	160	μA/MHz
Ітот	Total Power Supply Current	Vcc = 5V, Fref = 25MHz, CL = 240pF <sup>(1)</sup>	53	_	mA
		Vcc = 5V, Fref = 33MHz, CL = 240pF <sup>(1)</sup>	63	_	mA
		Vcc = 5V, Fref = 66MHz, CL = 240pF <sup>(1)</sup>	117	_	mA

## NOTE:

1. For eight outputs, each loaded with 30pF.

<sup>1.</sup> These inputs are normally wired to Vcc, GND, or unconnected. Internal termination resistors bias unconnected inputs to Vcc/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

<sup>2.</sup> QS59910 is to be measured at 25°C with 10:1 duty cycle, one output at a time, and one second maximum.

# **INPUT TIMING REQUIREMENTS**

Symbol	Description (1)	Min.	Max.	Unit
t <sub>R</sub> , t <sub>F</sub>	Maximum input rise and fall times, 0.8V to 2V	_	10	ns/V
tpwc	Input clock pulse, HIGH or LOW	3	_	ns
Dн	Input duty cycle	10	90	%
Ref	Reference Clock Input	25	85	MHz

## NOTE:

1. Where pulse width implied by DH is less than tPWC limit, tPWC limit applies.


## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**


				S59910	-2	(	2S59910-	5	(	QS59910-	7	
Symbol	Parameter		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
FREF	REF Frequency Range	FS = LOW	25	_	35	25	_	35	25	_	35	MHz
		FS = MID	35	_	60	35	_	60	35	_	60	
		FS = HIGH	60	_	85	60	_	85	60	_	85	
trpwh	REF Pulse Width HIGH (1,7)		3	_	_	3	_	_	3	_	_	ns
trpwl	REF Pulse Width LOW (1,7)		3	_	_	3	_	_	3	_	_	ns
tskew	Zero Output Skew (All Outputs) (1,3)		_	0.1	0.25	_	0.25	0.5	_	0.3	0.75	ns
tdev	Device-to-Device Skew (1,2,4)		_	_	0.75	_	_	1.25	_	_	1.65	ns
tpD	REF Input to FB Propagation Delay (1,6)		-0.25	0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
topcv	Output Duty Cycle Variation from 50% (1)		-1.2	0	1.2	-1.2	0	1.2	-1.2	0	1.2	ns
torise	Output Rise Time (1)		0.15	1	1.5	0.15	1	1.5	0.15	1.5	2.5	ns
tofall	Output Fall Time (1)		0.15	1	1.5	0.15	1	1.5	0.15	1.5	2.5	ns
tlock	PLL Lock Time (5)		_	_	0.5	_	_	0.5	_	_	0.5	ms
tur	Cycle-to-Cycle Output Jitter	RMS	_	_	25	_	_	25	_	_	25	ps
		Peak-to-Peak	_	_	200	_	_	200	_	_	200	

## NOTES:


- 1. All timing tolerances apply for FNOM  $\geq$ 25MHz.
- 2. Skew is the time between the earliest and the latest output transition among all outputs with the specified load.
- 3. tskew is the skew between all outputs. See AC test loads.
- 4. tdev is the output-to-output skew between any two devices operating under the same conditions (Vcc, ambient temperature, air flow, etc.)
- 5. tlock is the time that is required before synchronization is achieved. This specification is valid only after Vcc is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpd is within specified limits.
- 6. tpD is measured with REF input rise and fall times (from 0.8V to 2V) of 1ns.
- 7. Refer to Input Timing Requirements for more detail.


# **AC TEST LOADS AND WAVEFORMS**






**TESTLOAD** 





#### TTLOUTPUT WAVEFORM

# **AC TIMING DIAGRAM**



## NOTES:

Skew: The time between the earliest and the latest output transition among all outputs when all are loaded with 50pF (30pF for -2 and -5) and terminated with  $50\Omega$  to 2.06V.

tskew: The skew between all outputs.


tDEV: The output-to-output skew between any two devices operating under the same conditions (Vcc, ambient temperature, air flow,

topcv: The deviation of the output from a 50% duty cycle.

torise and tofall are measured between 0.8V and 2V.

tLOCK: The time that is required before synchronization is achieved. This specification is valid only after Vcc is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tpd is within specified limits.

## ORDERING INFORMATION





**CORPORATE HEADQUARTERS** 

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com\*