

Low Cost µP Supervisory Circuits

ADM705-ADM708

FEATURES

Guaranteed RESET Valid with $V_{cc} = 1 V$ 190 μ A Quiescent Current Precision Supply-Voltage Monitor 4.65 V (ADM705/ADM707) 4.40 V (ADM706/ADM708) 200 ms Reset Pulsewidth Debounced TTL/CMOS Manual Reset Input (\overline{MR}) Independent Watchdog Timer – 1.6 sec Timeout (ADM705/ADM706) Active High Reset Output (ADM707/ADM708) Voltage Monitor for Power-Fail or Low Battery Warning Superior Upgrade for MAX705–MAX708 Also Available in MicroSOIC Packages

APPLICATIONS

Microprocessor Systems Computers Controllers Intelligent Instruments Critical µP Monitoring Automotive Systems Critical µP Power Monitoring


GENERAL DESCRIPTION


The ADM705–ADM708 are low $cost \mu P$ supervisory circuits. They are suitable for monitoring the 5 V power supply/battery and can also monitor microprocessor activity.

The ADM705/ADM706 provide the following functions:

- 1. Power-On Reset output during power-up, power-down and brownout conditions. The $\overline{\text{RESET}}$ output remains operational with V_{CC} as low as 1 V.
- 2. Independent watchdog timeout, \overline{WDO} , that goes low if the watchdog input has not been toggled within 1.6 seconds.
- 3. A 1.25 V threshold detector for power-fail warning, low battery detection or to monitor a power supply other than 5 V.
- 4. An active low debounced manual reset input (\overline{MR}) .
- The ADM707/ADM708 differ in that:
- 1. A watchdog timer function is not available.
- 2. An active high reset output in addition to the active low output is available.

FUNCTIONAL BLOCK DIAGRAMS





Two supply-voltage monitor levels are available. The ADM705/ ADM707 generate a reset when the supply voltage falls below 4.65 V, while the ADM706/ADM708 require that the supply fall below 4.40 V before a reset is issued.

All parts are available in 8-lead DIP and SOIC packages. The ADM707 and ADM708 are also available in space-saving microSOIC packages.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000

ADM705—ADM708—SPECIFICATIONS (V_{cc} = 4.75 V to 5.5 V, T_A = T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
V _{CC} Operating Voltage Range	1.0		5.5	V	
Supply Current		190	250	μA	
Reset Threshold	4.5	4.65	4.75	V	ADM705, ADM707
	4.25	4.40	4.50	V	ADM706, ADM708
Reset Threshold Hysteresis		40		mV	
Reset Pulsewidth	160	200	280	ms	
RESET Output Voltage	V _{CC} – 1.5			V	$I_{SOURCE} = 800 \ \mu A$
1 0	00		0.4	v	$I_{SINK} = 3.2 \text{ mA}$
			0.3	v	$V_{CC} = 1 \text{ V}, \text{ I}_{SINK} = 50 \mu\text{A}$
			0.3	V	$V_{CC} = 1.2 \text{ V}, \text{ I}_{SINK} = 100 \mu\text{A}$
RESET Output Voltage	V _{CC} – 1.5			v	ADM707, ADM708, $I_{SOURCE} = 800 \mu A$
			0.4	V	ADM707, ADM708, I _{SINK} = 1.2 mA
Watchdog Timeout Period (t _{WD})	1.00	1.60	2.25	sec	
WDI Pulsewidth (t _{WP})	50			ns	$V_{IL} = 0.4 V, V_{IH} = V_{CC} \times 0.8$
WDI Input Threshold					
Logic Low			0.8	v	
Logic High	3.5			v	
WDI Input Current		50	150	μA	$WDI = V_{CC}$
-	-150	-50		μA	WDI = 0 V
WDO Output Voltage	$V_{CC} - 1.5$			v	$I_{SOURCE} = 800 \mu A$
1 0			0.4	V	$I_{SINK} = 1.2 \text{ mA}$
MR Pull-Up Current	100	250	600	μΑ	$\overline{MR} = 0 V$
MR Pulsewidth	150			ns	
MR Input Threshold			0.8	v	
*	2.0			v	
$\overline{\mathrm{MR}}$ to Reset Output Delay			250	ns	
PFI Input Threshold	1.2	1.25	1.3	V	
PFI Input Current	-25	0.01	25	nA	
PFO Output Voltage	V _{CC} – 1.5			V	$I_{SOURCE} = 800 \mu A$
			0.4	V	$I_{SINK} = 3.2 \text{ mA}$

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$					
V_{CC} 0.3 V to +6 V					
All Other Inputs $-0.3 \text{ V to } V_{CC} + 0.3 \text{ V}$					
Input Current					
V _{CC} 20 mA					
GND					
Digital Output Current					
Power Dissipation, N-8 DIP727 mW					
θ_{JA} Thermal Impedance 135°C/W					
Power Dissipation, SO-8 SOIC					
θ_{IA} Thermal Impedance 110°C/W					
Operating Temperature Range					
Industrial (A Version)40°C to +85°C					
Lead Temperature (Soldering, 10 sec) 300°C					
Vapor Phase (60 sec) 215°C					
Infrared (15 sec) 220°C					
Storage Temperature Range65°C to +150°C					
ESD Rating>5 kV					

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability

ORDERING GUIDE


Model	Temperature Range	Package Option
ADM705AN	-40°C to +85°C	N-8
ADM705AR	-40°C to +85°C	SO-8
ADM706AN	-40°C to +85°C	N-8
ADM706AR	-40°C to +85°C	SO-8
ADM707AN	-40°C to +85°C	N-8
ADM707AR	-40°C to +85°C	SO-8
ADM707ARM	-40°C to +85°C	RM-8
ADM708AN	-40°C to +85°C	N-8
ADM708AR	-40°C to +85°C	SO-8
ADM708ARM	-40°C to +85°C	RM-8

ADM705-ADM708


PIN FUNCTION DESCRIPTION

	Pin No.				
Mnemonic	ADM705 ADM706 DIP, SOIC	ADM707 ADM708 DIP, SPOC MicroSOIC		Function	
MR	1	1	3	Manual Reset Input. When taken below 0.8 V, a RESET is generated. \overline{MR} can be driven from TTL, CMOS logic or from a manual reset switch as it is internally debounced. An internal 250 μ A pull-up current holds the input high when floating.	
V _{CC}	2	2	4	5 V Power Supply Input.	
GND	3	3	5	0 V. Ground reference for all signals.	
PFI	4	4	6	Power-Fail Input. PFI is the noninverting input to the Power-Fail Comparator. When PFI is less than 1.25 V , $\overrightarrow{\text{PFO}}$ goes low. If unused, PFI should be connected to GND or V _{CC} .	
PFO	5	5	7	Power-Fail Output. PFO is the output from the Power-Fail Compara- tor. It goes low when PFI is less than 1.25 V.	
WDI	6	N/A	N/A	Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog timeout period, the watchdog output \overline{WDO} goes low. The timer resets with each transition at the WDI input.	
				Either a high-to-low or a low-to-high transition will clear the counter. The internal timer is also cleared whenever reset is asserted. The watchdog timer is disabled when WDI is left floating or connected to a three-state buffer.	
NC	N/A	6	8	No Connect.	
RESET	7	7	1	Logic Output. RESET goes low for 200 ms when triggered. It can be triggered either by V_{CC} being below the reset threshold or by a low signal on the manual reset (MR) input. RESET will remain low whenever V_{CC} is below the reset threshold (4.65 V in ADM705, 4.4 in ADM706). It remains low for 200 ms after V_{CC} goes above the reset threshold or MR goes from low to high. A watchdog timeout will not trigger RESET unless WDO is connected to MR.	
WDO	8	N/A	N/A	Logic Output. The Watchdog Output, \overline{WDO} , goes low if the internal watchdog timer times out as a result of inactivity on the WDI input. It remains low until the watchdog timer is cleared. \overline{WDO} also goes low during low line conditions. Whenever V_{CC} is below the reset threshold, \overline{WDO} remains low. As soon as V_{CC} goes above the reset threshold, \overline{WDO} goes high immediately.	
RESET	N/A	8	2	Logic Output. RESET is an active high output suitable for systems that use active high RESET logic. It is the inverse of RESET.	

DIP, SOIC



PIN CONFIGURATION DIP, SOIC



MicroSOIC



ADM705-ADM708





Figure 1. ADM705/ADM706 Functional Block Diagram






Figure 2. ADM707/ADM708 Functional Block Diagram

CIRCUIT INFORMATION Power-Fail RESET Output

RESET is an active low output that provides a RESET signal to the Microprocessor whenever the V_{CC} input is below the reset threshold. An internal timer holds RESET low for 200 ms after the voltage on V_{CC} rises above the threshold. This is intended as a power-on RESET signal for the microprocessor. It allows time for both the power supply and the microprocessor to stabilize after power-up. The RESET output is guaranteed to remain valid (low) with V_{CC} as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition as the power supply voltage ramps up.

In addition to $\overline{\text{RESET}}$, an active high RESET output is also available on the ADM707/ADM708. This is the complement of $\overline{\text{RESET}}$ and is useful for processors requiring an active high RESET signal.

Manual Reset (ADM707/ADM708)

The manual reset input $(\overline{\text{MR}})$ allows other reset sources, such as a manual reset switch, to generate a processor reset. The input is effectively debounced by the timeout period (200 ms typical). The $\overline{\text{MR}}$ input is TTL/CMOS compatible, so it may also be driven by any logic reset output.




Figure 3. RESET, MR, and WDO Timing

Watchdog Timer (ADM705/ADM706)

The watchdog timer circuit may be used to monitor the activity of the microprocessor in order to check that it is not stalled in an indefinite loop. An output line on the processor is used to toggle the Watchdog Input (WDI) line. If this line is not toggled within the timeout period (1.6 sec), the watchdog output (WDO) goes low. The WDO output may be connected to a nonmaskable interrupt (NMI) on the processor; therefore, if the watchdog timer times out, an interrupt is generated. The interrupt service routine should then be used to rectify the problem.

If a $\overline{\text{RESET}}$ signal is required when a timeout occurs, the $\overline{\text{WDO}}$ output should be connected to the manual reset input ($\overline{\text{MR}}$).

The watchdog timer is cleared by either a high-to-low or by a low-to-high transition on WDI. It is also cleared by $\overline{\text{RESET}}$ going low; therefore, the watchdog timeout period begins after $\overline{\text{RESET}}$ goes high.

When V_{CC} falls below the reset threshold, \overline{WDO} is forced low whether or not the watchdog timer has timed out. Normally, this would generate an interrupt, but it is overridden by RESET going low.

The watchdog monitor can be deactivated by floating the Watchdog Input (WDI). The \overline{WDO} output can now be used as a low-line output since it will only go low when V_{CC} falls below the reset threshold.




Figure 4. Watchdog Timing

Power-Fail Comparator

The power-fail comparator is an independent comparator that may be used to monitor the input power supply. The comparator's inverting input is internally connected to a 1.25 V reference voltage. The noninverting input is available at the PFI input. This input may be used to monitor the input power supply via a resistive divider network. When the voltage on the PFI input drops below 1.25 V, the comparator output (PFO) goes low, indicating a power failure. For early warning of power failure, the comparator may be used to monitor the preregulator input simply by choosing an appropriate resistive divider network. The PFO output can be used to interrupt the processor so that a shutdown procedure is implemented before the power is lost.




Figure 5. Power-Fail Comparator

Adding Hysteresis to the Power-Fail Comparator For increased noise immunity, hysteresis may be added to the power-fail comparator. Since the comparator circuit is noninverting, hysteresis can be added simply by connecting a resistor between the PFO output and the PFI input as shown in Figure 6. When PFO is low, resistor R3 sinks current from the summing junction at the PFI pin. When PFO is high, resistor R3 sources current into the PFI summing junction. This results in differing trip levels for the comparator. Further noise immunity may be achieved by connecting a capacitor between PFI and GND.




Figure 6. Adding Hysteresis to the Power-Fail Comparator

$$V_{H} = 1.25 \left[1 + \left(\frac{R2 + R3}{R2 \times R3} \right) RI \right]$$
$$V_{L} = 1.25 + R1 \left(\frac{1.25}{R2} - \frac{V_{CC} - 1.25}{RE} \right)$$
$$V_{MID} = 1.25 \left(\frac{R1 + R2}{R2} \right)$$

Valid RESET Below 1 V V_{CC}

The ADM70x family of products is guaranteed to provide a valid reset level with V_{CC} as low as 1 V; please refer to the Typical Performance Characteristics. As V_{CC} drops below 1 V, the internal transistor will not have sufficient drive to hold it ON so the voltage on RESET will no longer be held at 0 V. A pull-down resistor as shown in Figure 7 may be connected externally to hold the line low if it is required.




Figure 7. RESET Valid Below 1 V

ADM705–ADM708–Typical Performance Characteristics




Figure 8. RESET Output Voltage vs. Supply Voltage




Figure 9. ADM707/ADM708 RESET Output Voltage vs. Supply Voltage




Figure 10. PFI Comparator Assertion Response Time




Figure 11. PFI Comparator Deassertion Response Time




Figure 12. RESET, RESET Assertion




Figure 13. RESET, RESET Deassertion




Figure 14. ADM705/ADM707 RESET Response Time

APPLICATIONS

A Typical Operating Circuit is shown in Figure 15. The unregulated dc input supply is monitored using the PFI input via the resistive divider network. Resistors R1 and R2 should be selected so that when the supply voltage drops below the desired level (e.g., 8 V), the voltage on PFI drops below the 1.25 V threshold thereby generating an interrupt to the μ P. Monitoring the preregulator input gives additional time to execute an orderly shutdown procedure before power is lost.




Figure 15. Typical Application Circuit

Microprocessor activity is monitored using the WDI input. This is driven using an output line from the processor. The software routines should toggle this line at least once every 1.6 seconds. If a problem occurs and this line is not toggled, \overline{WDO} goes low and a nonmaskable interrupt is generated. This interrupt routine may be used to clear the problem.

If, in the event of inactivity on the WDI line, a system reset is required, then the \overline{WDO} output should be connected to the \overline{MR} input as shown in Figure 16.




Figure 16. RESET from WDO

Monitoring Additional Supply Levels

It is possible to use the power-fail comparator to monitor a second supply as shown in Figure 17. The two sensing resistors, R1 and R2, are selected so that the voltage on PFI drops below 1.25 V at the minimum acceptable input supply. The \overrightarrow{PFO} output may be connected to the \overrightarrow{MR} input so that a RESET is generated when the supply drops out of tolerance. In this case, if either supply drops out of tolerance, a \overrightarrow{RESET} will be generated.




Figure 17. Monitoring 5 V and an Additional Supply, V_X

μPs With Bidirectional $\overline{\text{RESET}}$

In order to prevent contention for microprocessors with a bidirectional reset line, a current limiting resistor should be inserted between the ADM70x RESET output pin and the μ P reset pin. This will limit the current to a safe level if there are conflicting output reset levels. A suitable resistor value is 4.7 k Ω . If the reset output is required for other uses, it should be buffered as shown in Figure 18.






Figure 18. Bidirectional I-O RESET

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





8-Lead SOIC (SO-8)

