

inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output. The **HCC/HCF 4052B** is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs. The **HCC/HCF 4053B** is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a singlepole double-throw configuration.

ABSOLUTE MAXIMUM RATINGS

V _{DD} *	Supply voltage: HCC types	-0.5 to 20	
	HCF types	-0.5 to 18	-
Vi	Input voltage	-0.5 to V _{DD} +0.5	· · V
	DC input current (any one input)	± 10	mA
P _{tot}	Total power dissipation (per package)	200	mW
	Dissipation per output transistor		
	for Ton = full package-temperature range	100	mW
Top	Operating temperature: HCC types	-55 to 125	°C
·op	HCF types	-40 to 85	°C
T _{stg}	Storage temperature	-65 to 150	°C
* All volt	tage values are referred to V _{SS} pin voltage		
ORDERI	NG NUMBERS:		
HCC 4XX	(X BD for dual in-line ceramic package		
HCC 4XX			
	KX BE for ceramic flat package		
	XX BE for dual in-line plastic package		· .
	XX BF for dual in-line ceramic package, frit seal		
HUP 4A7		· · · · · · · · · · · · · · · · · · ·	

239

1735

E-08


2/82


S G S-THOMSON D7C D 7929237 0014805 9




DT-51-11 410 08818


IN/OUT








CONNECTION DIAGRAMS




RECOMMENDED OPERATING CONDITIONS

E-09

V _{DD}	Supply voltage: HCC types HCF types				3 to 18	v
V _I T _{op}	Input voltage Operating temperature: HCC typ HCF typ		 •	•	3 to 15 0 to V _{DD} -55 to 125 -40 to 85	v v °C °C
	· · · · · · · · · · · · · · · · · · ·	240	 	 L		





41C 08819 DT-51-11



41C 08820 D T-5/-11

7.5

рF

Test conditions Values Parameter $T_{Low}(*)$ 25° C Unit T_{High}(*) V_{IS} (V) VEE V_{SS} VDD (V) (V) (V) Min. Max. Min. Typ. Max. Min, Max L Quiescent 5 5 0.04 5 150 HCC device 10 10 0.04 10 300 current types 15 20 0.04 600 20 20 100 0.08 100 3000 μA 5 20 0.04 150 20 HCF 10 40 0.04 40 300 types 15 80 0.04 80 600 SWITCH ON Resistance 880 5 470 1050 1200 HCC 0 ≤ V_I ≤ V_{DD} 0 0 10 310 180 400 580 types 220 400 15 125 Ω 5 880 1200 470 1050 HCF 0 ≤ V₁ 0 0 10 330 180 400 520 types ≤ V_{DD} 15 230 125 280 360 Resistance ∆RON (Between any 2 channels) ΔON 5 10 0 0 10 10 Ω 15 5 OFF(•) Any HCC Channel channel 0 Q 18 100 100 ±0,1 1000 nΑ types OFF Leakage All channels Current OFF -HCC 0 0 18 100 ±0.1 100 1000 'nΑ (common OUT/IN) types Any HCF channel 0 0 15 300 ±0.1 300 1000 nΑ types OFF All channels OFF HCF 0 0 15 300 ±0.1 300 1000 nΑ (common OUT/IN) types C Input 5 Output 4051 Capaci-. 30 tance Output 4052 -5 -5 5 18 рF Output 4053 9 Feedthrough 0.2 **CONTROL** (Address or Inhibit) ٧_{IL} =V_{DD} thru 1KΩ $V_{EE} = V_{SS}$ $R_{L} = 1K\Omega$ to V_{SS} $I_{1S} < 2 \mu A$ (on all OFF Input low voltage 5 1.5 1.5 1,5 10 15 3 3 3 v 4 3.5 7 VIH Input high voltage 3.5 3.5 7 5 10 v channels) 15 11 11 11 IIH,IIL Input HCC V_I= 0/18V 18 ±0.1 ±10-3 ±0,1 ± 1 leakage types μA current HCF V_I= 0/15V ±10-3 15 ±0.3 ±0.3 ± 1 types Any address or inhibit input CI Input capacitance 5

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Determined by minimum feasible leakage measurement for automatic testing.
T_{Low} = - 55°C for HCC device; -40°C for HCF device, T_{High} = +125°C for HCC device; +85°C for HCF device.

E-11

1738

S G S-THOMSON D7C D 7929237 DD14808 4 HCC/HCF 40518 HCC/HCF 40528 HCC/HCF 40538 41C 08821 DT-5/-//

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $C_{L} = 50$ pF all input square wave

	Test conditions							Values					
Parameter	V _{EE} (V)			V _{IS} (V)	V _{SS} (V)	V _{DD} (V)			Түр.	Max.	Unit		
SWITCH				· · ·			· · · · · ·						
pd Propagation delay time			ĺ.	10V		5			30	30			
(Signal Input to output)	200	00			10	100 A. 100 A.		15	60	ns			
output						15		· 	11	20			
requency Response Chan- iel "ON" (Sine Wave Input)					÷		Vo at Com- mon OUT/IN	4053B	30				
el "ON" (Sine Wave Input)	=V _{SS}	1	·	5(•)		10			25		MHz		
it 20 Log <u>V</u> = -3dB	-vss	'	1					4051B	20		1		
- VI			1 ·				Vo at Any Cl	nannel	60				
eedthrough						10	Vo at Com- mon OUT/IN	4053	8] .		
All channels OFF)			1	_Б (●)			mon OUT/IN	4052	10		MHz		
it 20 Log Vo = -40 dB	=V _{SS}	=∨ss	=∨ss	1		6.07	1	10		4051	12		1
5 V ₁							V _o at Any ch	annel	8				
Frequency Signal Crosstalk							Between Any 2 channels		3				
at 20 Log $\frac{V_0}{V_1}$ = -40 dB	=V _{SS}	1		5 ^(•)		10	Between sections 4052B only	Measured on com- mon	6]. MHz		
								Measured on Any channel	10				
							Between Any 2 sections	In Pin 2 Out Pin 14	2.5		МН		
							4053B only	In Pin 15 Out Pin 14	6				
Sine wave Distortion	1	10	1	2(*)		5			0.3				
f _{is} = 1 KHz sine wave	=Vss	10	1	3(•)	1.	10	1		0.2		- %		
Is- FACILE and Wave		10	1	5(•)		15	1		0.12				
CONTROL (Address or	Inhibi	t)				<u> </u>							
Propagation delay time:	0	T	Т	ľ	0	5]		360	720			
Address – to Signal OUT	0	1		·	0	10	1.		160	320	ns		
Channels ON or OFF	0	•			0	15	-		120	240] "*		
	-5	1	1		0	5	1		225	450]		
Propagation delay time:	0	1	-	1	0	5			360	720			
Inhibit to signal OUT	1 ŏ				0	10	1.		160	320] ns		
(channel turning ON)	Ō	10			0	15	-		120	240] "		
•	-10	1			0	5	7		200	400	<u> </u>		
Propagation delay time:	0	+	·	1	1	5			200	450			
Inhibit to signal OUT		1	1			10	1		90	210			
(channel turning OFF)	0	0,3			· .	15	-		70	160	- " ⁵ .		
	-10	-		1		5	**		130	300	1		
Address or Inhibit to Signal Crosstalk	0	10*			0	10	Vc=VDD-V	ss (Square)		1	m V pea		

(•) Peak to peak voltage symmetrical about $\frac{V_{DD}-V_E}{2}$ (*) Both ends of channel.

E-12


17 39

Convictory 1 HCC/HCF 4053 B Typical channel ON resistance vs. input signal voltage (all types)


HCC/HCF 4052B

ł.


100




Typical channel ON resist-



ance vs. input signal voltage (all types)








ance vs. input signal voltage (all types)

-ю

-4


10




D T-51-11


Typical dynamic power dissipation/package vs. switching frequency and test circuit (4051B)

41C 08822





Typical dynamic power dissipation/package vs. switching frequency and test circuit (4052B)



1740 E-13

-4 -2 0

٥


- 2


S G S-THOMSON D7C D G SEPERF



41C 08823 DT-51-11


Typical dynamic power dissipation/package vs. switching frequency and test circuit (4053B)







WAVEFORMS Channel being turned ON $(R_L = 10 \text{ K}\Omega)$






TYPICAL BIAS VOLTAGES








The ADDRESS (digital-control inputs) and INHIBIT logic levels are: "0" = V_{SS} and "1" = V_{DD} . The analog signal (through the TG) may swing from V_{EE} to V_{DD} .

TEST CIRCUITS

OFF channel leakage current-any channel OFF




1741 E-14





410 08824 DT-51-11

TEST CIRCUITS (continued)


OFF channel leakage current - all channel OFF









Propagation delay - address input to signal output



Propagation delay-inhibit input to signal output


F-01








TEST CIRCUITS (continued)














4053




for 4052



Channel ON resistance measurement circuit



Input current



1743 F-02

1_{V55}

for 4052

'oc

5-2534

15

14


13

10

NOTE SEQUENTIALLY, TO BOTH VDD AND V55 CONNECT ALL UNUSED INPUTS TO EITHER VDD OR V55.

247

Feedthrough (all types)





410 08826

- // D

Crosstalk between duals or triplets (4052-4053)


CHANNEL IN A

CHANNEL IN ON OR OFF

5-2535


TEST CIRCUITS (continued)

Crosstalk between any two channels (all types)



TYPICAL APPLICATIONS


Typical time-division application of the 4052B




SPECIAL CONSIDERATIONS

Control of analog signals up to 20V peak-to-peak can be achieved by digital signal amplitudes of 4.5 to 20 V (if $V_{DD}-V_{SS}=3V$, a $V_{DD}-V_{EE}$ of up to 13V can be controlled; for $V_{DD}-V_{EE}$ level differences above 13V, a $V_{DD}-V_{SS}$ of at least 4.5V is required). For example, if $V_{DD}=+5V$, $V_{SS}=0$, and $V_{EE}=-13.5V$, analog signals from -13.5V to +4.5V can be controlled by digital inputs of 0 to 4.5V. In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8 volt (valvulated from R_{ON} values shown in ELECTRICAL CHARACTERISTICS CHART). No V_{DD} current will flow through R_L if the switch current flows into lead 3 on the HCC/HCF 4051; leads 3 and 13 on the HCC/HCF 4052; leads 4, 14, and 15 on the HCC/HCF 4053.

1744 F-03





2112 D-07

630

4016B