

500mA SMART LDO

FEAURES


- GLITCH FREE TRANSITION BETWEEN INPUT SOURCES
- INTERNAL LOGIC SELECTS INPUT SOURCE
- GATE DRIVE FOR EXTERNAL PMOS BYPASS SWITCH
- 5V DETECTOR WITH HYSTERESIS
- 1% 3.3V REGULATED OUTPUT VOLTAGE
- 500mA GUARANTEED OUTPUT CURRENT
- OPERATING TEMPERATURE RANGE FROM 0°C TO 85°C
- AVAILABLE IN P²PAK AND THE SMALLER PPAK PACKAGES

APPLICATIONS

- NETWORK INTERFACE CARDS
- PCMCIA/PCI INTERFACE CARDS
- DESKTOP COMPUTERS
- POWER SUPPLY WITH MULTIPLE INPUT SOURCES

DESCRIPTION

The ST1534A is lintended for application such as power managed PCI and network interface cards (NICs), where operations from 3.3V VAUX supply




may be required when the 5V supply has been shut down.

During regular operation, 3.3V power for the PCI card is provided by the internal LDO regulator, generated from 5V supply. When the 5V V_{AUX} is available, the IC connects this supply directly to its output using an external P-Channel FET. This ensures an uninterrupted 3.3V out even if V_{IN} falls out of specification.

When both supplies are available simultaneously, the drive pin DR will be pulled high, turning off the PMOS switch.

The device is available in the popular 5 leads P²PAK and PPAK

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V_I	DC Input Voltage	-0.3 to 7	V
V_{SHDN}	Shutdown Input Voltage	-0.3 to 7	V
I_O	Output Current	Internally limited	mA
T_{stg}	Storage Temperature Range	-40 to +125	°C
T_{op}	Operating Junction Temperature Range	0 to +85	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

THERMAL DATA

Symbol	Parameter	PPAK	P ² PAK	Unit
$R_{thj-case}$	Thermal Resistance Junction-case	8	3	°C/W
$R_{thj-amb}$	Thermal Resistance Junction-ambient	100	50	°C/W

CONNECTION DIAGRAM (top view)




PIN DESCRIPTION

Pin N°	Symbol	Name and Function
1	AUX	Auxiliary Input port typically 3.3V
2	IN	Input port typically 5V
3	GND	Ground
4	OUT	LDO 3.3V Output Port
5	DR	Drive Output for external P-Channel MOSFET pass element

ORDERING INFORMATION

TYPE	PPAK	P ² PAK
ST1534A	ST1534APT	ST1534AP2T

TYPICAL APPLICATION CIRCUIT




ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$, $V_I = 5\text{V}$, $V_{\text{AUX}} = 3.3\text{V}$, $I_O = 10\text{mA}$, $C_O = 2.2\mu\text{F}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _I	Input Voltage Range		4.5	5	5.5	V
I _{IN}	Input Supply Current	V _I ≥ 4.5V I _O = 0mA V _{AUX} = 0V		11		mA
		V _I ≥ 4.5V I _O = 0mA V _{AUX} = 3.3V		11		mA
		V _I < 4.1V I _O = 0mA V _{AUX} = 0V		2		mA
		V _I < 4.1V I _O = 0mA V _{AUX} = 3.3V		2		mA
I _{AUX}	Auxiliary Supply Current	V _I = 0 V		2.2		mA
		V _I = 5V		200		μA
3.3V VOLTAGE REGULATOR BLOCK						
V _O	Output Voltage	T _j = 0 to 85 °C	3.18	3.3	3.42	V
ΔV _O	Line Regulation	V _I = 4.5 to 5.5V		0.04	0.5	%
ΔV _O	Load Regulation	I _O = 0 to 500mA		0.1	1	%
V _d	Dropout Voltage	I _O = 500 mA T _j = 0 to 85 °C			1.15	V
I _O	Output Current Limit	T _j = 0 to 85 °C	550			mA
5V DETECT BLOCK						
V _{THL}	Low Threshold Voltage	V _I falling, I _O = 500 mA T _j = 0 to 85 °C	4.15		4.3	V
V _{HYST}	Hysteresis		70		200	mV
DRIVE OUTPUT BLOCK						
V _{DR}	Drive Output Voltage	V _I = 4.5 to 5.5V I _{DR} = 200 μA	3.6	V _{IN} -0.8		V
		V _I < 4.15V I _{DR} = 200 μA		100	200	mV
I _{DR}	Drive Current	Sinking: V _I = 4.15V V _{DR} = 1V	7	20		mA
		Sourcing: V _I = 4.5V V _I - V _{DR} = 2V	7	25		mA
t _{DH}	Drive High Delay (Note 1 and 2)	C _{DR} = 1.2nF, V _{IN} ramping up, measured from V _I = V _{TH(H)} to V _{DR} = 3.3V T _j = 0 to 85 °C		2	5	μs
t _{DL}	Drive Low Delay (Note 1 and 2)	C _{DR} = 1.2nF, V _{IN} ramping down, measured from V _I = V _{TH(L)} to V _{DR} = 200mV T _j = 0 to 85 °C		3	6	μs

Note 1: Guaranteed by design


Note 2: See timing diagram

5V DETECT THRESHOLDS



V_{IN} rise and fall times (10% to 90%) to be $> 100\mu s$

TIMING DIAGRAM



V_{IN} rise and fall times (10% to 90%) to be $> 100\mu s$

TYPICAL CHARACTERISTICS (unless otherwise specified $T_J = 25^\circ\text{C}$)







Figure 1 : Supply Current vs Temperature

Figure 4 : Aux Current vs Temperature

Figure 2 : Aux Current vs Temperature

Figure 5 : Drive Output Voltage vs Temperature

Figure 3 : Drive Current vs Temperature

Figure 6 : Drive Current vs $V_{IN}-V_{DR}$


Figure 7 : Drive Current vs Temperature




Figure 8 : Line Regulation vs Temperature




Figure 9 : Output Voltage vs Input Voltage




Figure 10 : Output Voltage vs Temperature




Figure 11 : Load Regulation vs Temperature




Figure 12 : Threshold Voltage vs Temperature




Figure 13 : Hysteresis vs Temperature






Figure 14 : Threshold




$V_I = 3.5$ to $4.5V$, $t_s = t_f > 100\mu s$, $I_O = 500mA$, $C_I = 0.1 + 4.7\mu F$, $C_O = 33 + 0.1\mu F$

Figure 15 : Glitch




$V_I = 3.5$ to $5V$, $I_O = 500mA$, $C_O = 33 + 0.1\mu F$, with P-Channel

Figure 16 : Threshold




$V_I = 3.5$ to $4.5V$, $t_s = t_f > 100\mu s$, No Load $C_I = 0.1 + 4.7\mu F$, $C_O = 33 + 0.1\mu F$

Figure 17 : Glitch




$V_I = 3.5$ to $5V$, $I_O = 500mA$, $C_O = 33 + 0.1\mu F$, with P-Channel

Figure 18 : Line Transient



$V_I = 4.5$ to $5.5V$, $I_O = 10mA$, $C_I = 0.1 + 4.7\mu F$, $C_O = 33 + 0.1\mu F$, $C_{AUX} = 0.1\mu F$


Figure 19 : Load Transient



$V_I=5\text{ V}$, $I_O=0\text{ to }500\text{mA}$, $C_I=4.7+0.1\mu\text{F}$, $C_O=0.1+33\mu\text{F}$, $C_{AUX}=0.1\mu\text{F}$


PENTAWATT SMD (P2PAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.30		4.80	0.169		0.188
A2	0.03		0.23	0.001		0.009
C	1.17		1.37	0.046		0.053
D	2.40		2.80	0.094		0.110
D1	8.95		9.35	0.352		0.368
E	0.35		0.55	0.013		0.021
F	0.80		1.05	0.031		0.041
G	3.20		3.60	0.126		0.142
G1	6.60		7.00	0.260		0.275
H2			10.40			0.409
L	13.59		14.39	0.535		0.566
L2	1.27		1.40	0.05		0.055
R		0.30				
V2	0°		8°			



PPAK MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
B	0.4		0.6	0.015		0.023
B2	5.2		5.4	0.204		0.212
C	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.9		5.25	0.193		0.206
G1	2.38		2.7	0.093		0.106
H	9.35		10.1	0.368		0.397
L2		0.8	1		0.031	0.039
L4	0.6		1	0.023		0.039



0078180/B

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

