



# STL35NF10

## N-CHANNEL 100V - 0.025Ω - 35A PowerFLAT™ LOW GATE CHARGE STripFET™ MOSFET

PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STL35NF10	100 V	< 0.030 Ω	35 A

- TYPICAL R<sub>DS(on)</sub> = 0.025Ω
- IMPROVED DIE-TO-FOOTPRINT RATIO
- VERY LOW PROFILE PACKAGE

### DESCRIPTION

This Power MOSFET is the second generation of STMicroelectronics unique "STripFET™" technology. The resulting transistor shows extremely low on-resistance and minimal gate charge. The new PowerFLAT™ package allows a significant reduction in board space without compromising performance.


### APPLICATIONS

- HIGH EFFICIENCY ISOLATED DC/DC CONVENTERS



PowerFLAT™ (6x5)  
(Chip Scale Package)

### INTERNAL SCHEMATIC DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	100	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	100	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 25°C	35	A
	Drain Current (continuos) at T <sub>C</sub> = 100°C	22	A
I <sub>DM</sub> (●)	Drain Current (pulsed)	140	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	80	W
	Derating Factor	0.64	W/°C
E <sub>AS</sub> (1)	Single Pulse Avalanche Energy	135	mJ
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	-55 to 150	°C

(●) Pulse width limited by safe operating area

(1) Starting T<sub>j</sub> = 25°C, I<sub>D</sub> = 35A, V<sub>DD</sub> = 50V

## STL35NF10

---

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.56	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	100			V
$I_{DSS}$	Zero Gate Voltage Drain Current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}, T_C = 125 ^\circ C$			1 10	$\mu A$ $\mu A$
$I_{GSS}$	Gate-body Leakage Current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20V$			$\pm 100$	nA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2	2.8	4	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10 V, I_D = 17.5 A$		0.025	0.030	$\Omega$

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs}(1)$	Forward Transconductance	$V_{DS} = 20 V, I_D = 15 A$		18		S
$C_{iss}$	Input Capacitance	$V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0$		1780		pF
$C_{oss}$	Output Capacitance			265		pF
$C_{rss}$	Reverse Transfer Capacitance			162		pF

**ELECTRICAL CHARACTERISTICS (CONTINUED)**  
**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 50 \text{ V}$ , $I_D = 17.5 \text{ A}$		28		ns
$t_r$	Rise Time	$R_G = 4.7\Omega$ $V_{GS} = 10\text{V}$ (see test circuit, Figure 1)		63		ns
$Q_g$ $Q_{gs}$ $Q_{gd}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 80 \text{ V}$ , $I_D = 35 \text{ A}$ , $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 2)		60 10 23	80	nC nC nC

**SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$ $t_f$	Turn-off-Delay Time Fall Time	$V_{DD} = 50 \text{ V}$ , $I_D = 17.5 \text{ A}$ , $R_G = 4.7\Omega$ , $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 1)		84 28		ns ns


**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				35	A
$I_{SDM(1)}$	Source-drain Current (pulsed)				140	A
$V_{SD}(2)$	Forward On Voltage	$I_{SD} = 18 \text{ A}$ , $V_{GS} = 0$			1.2	V
$t_{rr}$ $Q_{rr}$ $I_{RRM}$	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 35 \text{ A}$ , $di/dt = 100\text{A}/\mu\text{s}$ , $V_{DD} = 25 \text{ V}$ , $T_j = 150^\circ\text{C}$ (see test circuit, Figure 3)		114 456 8		ns nC A


Note: 1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.  
 2. Pulse width limited by safe operating area.

## STL35NF10


**Fig. 1:** Switching Times Test Circuit For Resistive Load



**Fig. 2:** Gate Charge test Circuit




**Fig. 3:** Test Circuit For Diode Recovery Behaviour



**PowerFLAT™ (6x5) MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	0.80		1.00	0.031		0.039
A1		0.08			0.003	
b	0.36		0.48	0.014		0.018
D		4.89			0.191	
D2	3.95		4.05	0.154		0.158
E		6.00			0.235	
E2	2.95		3.05	0.115		0.119
e		1.27			0.049	
L	0.65		0.85	0.025		0.033



SC202100

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>