

# M48T58 M48T58Y

# 64 Kbit (8Kb x8) TIMEKEEPER<sup>®</sup> SRAM


- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT and BATTERY
- BYTEWIDE<sup>™</sup> RAM-LIKE CLOCK ACCESS
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES and SECONDS
- FREQUENCY TEST OUTPUT for REAL TIME CLOCK
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (VPFD = Power-fail Deselect Voltage):
  - M48T58: 4.5V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75V
  - M48T58Y:  $4.2V \le V_{PFD} \le 4.5V$
- SELF-CONTAINED BATTERY and CRYSTAL in the CAPHAT DIP PACKAGE
- PACKAGING INCLUDES a 28-LEAD SOIC and SNAPHAT<sup>®</sup> TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP which CONTAINS the BATTERY and CRYSTAL
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 8K x 8 SRAMs

# DESCRIPTION


The M48T58/58Y TIMEKEEPER<sup>®</sup> RAM is an 8K x 8 non-volatile static RAM and real time clock. The monolithic chip is available in two special packages to provide a highly integrated battery backed-up memory and real time clock solution.

A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
FT	Frequency Test Output (Open Drain)
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	Write Enable
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

# Table 1. Signal Names




# Figure 1. Logic Diagram



FT[	1	$\overline{\mathbf{O}}$	28 ] V <sub>CC</sub>
A12 [	2		27 🛛 👿
A7 [	3		26 🛛 E2
A6 [	4		25 🛛 A8
A5 [	5		24 🛛 A9
A4 [	6		23 🛛 A11
A3 [	7	M48T58	22 ] G
A2 [	8	M48T58Y	21 🛛 A10
A1 [	9		20 ] E1
A0 [	10		19 🛛 DQ7
DQ0 [	11		18 🛛 DQ6
DQ1 [	12		17 🛛 DQ5
DQ2 [	13		16 🛛 DQ4
Vss [	14		15 ] DQ3
		AIO	1375B

## Figure 2A. DIP Pin Connections





# Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(2)</sup>	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	–0.3 to 7	V
Vcc	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
PD	Power Dissipation	1	W

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

2. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.


# Table 3. Operating Modes (1)

Mode	V <sub>cc</sub>	E1	E2	G	w	DQ0-DQ7	Power
Deselect		VIH	Х	Х	х	High Z	Standby
Deselect	4.75V to 5.5V	Х	VIL	Х	х	High Z	Standby
Write	or 4.5V to 5.5V	VIL	VIH	Х	VIL	D <sub>IN</sub>	Active
Read	4.00 10 0.00	VIL	VIH	VIL	VIH	Dout	Active
Read		VIL	VIH	VIH	VIH	High Z	Active
Deselect	$V_{SO}$ to $V_{PFD}$ (min) $^{\left(2\right)}$	Х	Х	Х	Х	High Z	CMOS Standby
Deselect	$\leq V_{SO}$	Х	Х	Х	х	High Z	Battery Back-up Mode

Notes: 1.  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = Battery Back-up Switchover Voltage. 2. See Table 7 for details.



Figure 3. Block Diagram



# **DESCRIPTION** (cont'd)

The M48T58/58Y is a non-volatile pin and function equivalent to any JEDEC standard 8K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The 28 pin 600mil DIP CAPHAT<sup>M</sup> houses the M48T58/58Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28 pin 330mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.


The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in Tape & Reel form.

# **Table 4. AC Measurement Conditions**

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that  $\mbox{Output}\ \mbox{Hi-Z}$  is defined as the point where data is no longer driven.

#### Figure 4. AC Testing Load Circuit



# Table 5. Capacitance <sup>(1, 2)</sup>

 $(T_A = 25 \ ^{\circ}C, f = 1 \ MHz)$ 

Symbol	Parameter	Test Condition	Min	Мах	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / Output Capacitance	$V_{OUT} = 0V$		10	pF

Notes: 1. Effective capacitance measured with power supply at 5V.

2. Sampled only, not 100% tested.

3. Outputs deselected

# Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
I <sub>LI</sub> <sup>(1)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(1)</sup>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±5	μΑ
Icc	Supply Current	Outputs open		50	mA
Icc1	Supply Current (Standby) TTL	$\overline{E1} = V_{IH}, E2 = V_{IL}$		3	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E1} = V_{CC} - 0.2V,$ $E2 = V_{SS} + 0.2V$		3	mA
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
VOL	Output Low Voltage (FT) (3)	I <sub>OL</sub> = 10mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		V

Notes: 1. Outputs Deselected. 2. Negative spikes of –1V allowed for up to 10ns once per Cycle. 3. The FT pin is Open Drain.

# Table 7. Power Down/Up Trip Points DC Characteristics (1) $(T_A = 0 \text{ to } 70^\circ \text{C})$

					1
Symbol	Parameter	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail Deselect Voltage (M48T58)	4.5	4.6	4.75	V
$V_{PFD}$	Power-fail Deselect Voltage (M48T58Y)	4.2	4.35	4.5	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage		3.0		V
$t_{DR}^{(2)}$	Expected Data Retention Time	7			YEARS

Notes: 1. All voltages referenced to Vss.

2. At 25°C

# **DESCRIPTION** (cont'd)

For the 28 lead SOIC, the battery/crystal package (i.e. SNAPHAT) part number is "M4T28-BR12SH1".

As Figure 3 shows, the static memory array and the quartz controlled clock oscillator of the M48T58/58Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible

BYTEWIDE<sup>™</sup> clock information in the bytes with addresses 1FF8h-1FFFh. The clock locations contain the year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year), 30, and 31 day months are made automatically. Byte 1FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.



# Table 8. Power Down/Up Mode AC Characteristics (T<sub>A</sub> = 0 to $70^{\circ}C$ )

Symbol	Parameter	Min	Max	Unit
t <sub>PD</sub>	$\overline{E1}$ or $\overline{W}$ at V <sub>IH</sub> or E2 at V <sub>IL</sub> before Power Down	0		μs
$t_{F}^{(1)}$	$V_{\text{PFD}}$ (max) to $V_{\text{PFD}}$ (min) $V_{\text{CC}}$ Fall Time	300		μs
t <sub>FB</sub> <sup>(2)</sup>	$V_{\text{PFD}}$ (min) to $V_{\text{SO}}$ $V_{\text{CC}}$ Fall Time	10		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	10		μs
t <sub>RB</sub>	$V_{\text{SO}}$ to $V_{\text{PFD}}$ (min) $V_{\text{CC}}$ Rise Time	1		μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to Inputs Recognized	40	200	ms

Notes: 1. V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).
2. V<sub>PFD</sub> (min) to V<sub>SO</sub> fall time of less than t<sub>FB</sub> may cause corruption of RAM data.







Table 9. Read Mode AC Characteristics ( $T_A = 0$  to 70°C;  $V_{CC} = 4.75V$  to 5.5V or 4.5V to 5.5V)

		M48T58 /	M48T58Y	
Symbol	Parameter	-7	-70	
		Min	Max	
t <sub>AVAV</sub>	Read Cycle Time	70		ns
t <sub>AVQV</sub> <sup>(1)</sup>	Address Valid to Output Valid		70	ns
t <sub>E1LQV</sub> <sup>(1)</sup>	Chip Enable 1 Low to Output Valid		70	ns
t <sub>E2HQV</sub> <sup>(1)</sup>	Chip Enable 2 High to Output Valid		70	ns
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid		35	ns
t <sub>E1LQX</sub> <sup>(2)</sup>	Chip Enable 1 Low to Output Transition	5		ns
t <sub>E2HQX</sub> <sup>(2)</sup>	Chip Enable 2 High to Output Transition	5		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output Enable Low to Output Transition	5		ns
t <sub>E1HQZ</sub> <sup>(2)</sup>	Chip Enable 1 High to Output Hi-Z		25	ns
t <sub>E2LQZ</sub> <sup>(2)</sup>	Chip Enable 2 Low to Output Hi-Z		25	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	Output Enable High to Output Hi-Z		25	ns
t <sub>AXQX</sub> <sup>(1)</sup>	Address Transition to Output Transition	10		ns

Notes: 1.  $C_L = 100pF$  (see Figure 4). 2.  $C_L = 5pF$  (see Figure 4).

# Figure 6. Read Mode AC Waveforms



57

**Note:** Write Enable  $(\overline{W})$  = High.

Table 10. Write Mode AC Characteristics ( $T_A = 0$  to 70°C;  $V_{CC} = 4.75V$  to 5.5V or 4.5V to 5.5V)

		M48T58 /	M48T58Y	
Symbol	Parameter	-7	-70	
		Min	Мах	Unit ns ns ns ns ns ns ns ns ns ns ns ns ns
t <sub>AVAV</sub>	Write Cycle Time	70		ns
tavwl	Address Valid to Write Enable Low	0		ns
t <sub>AVE1L</sub>	Address Valid to Chip Enable 1 Low	0		ns
t <sub>AVE2H</sub>	Address Valid to Chip Enable 2 High	0		ns
t <sub>WLWH</sub>	Write Enable Pulse Width	50		ns
te1Le1H	Chip Enable 1 Low to Chip Enable 1 High	55		ns
t <sub>E2HE2L</sub>	Chip Enable 2 High to Chip Enable 2 Low	55		ns
t <sub>WHAX</sub>	Write Enable High to Address Transition	0		ns
t <sub>E1HAX</sub>	Chip Enable 1 High to Address Transition	0		ns
t <sub>E2LAX</sub>	Chip Enable 2 Low to Address Transition	0		ns
t <sub>DVWH</sub>	Input Valid to Write Enable High	30		ns
t <sub>DVE1H</sub>	Input Valid to Chip Enable 1 High	30		ns
t <sub>DVE2L</sub>	Input Valid to Chip Enable 2 Low	30		ns
t <sub>WHDX</sub>	Write Enable High to Input Transition	5		ns
t <sub>E1HDX</sub>	Chip Enable 1 High to Input Transition	5		ns
t <sub>E2LDX</sub>	Chip Enable 2 Low to Input Transition	5		ns
t <sub>WLQZ</sub> <sup>(1, 2)</sup>	Write Enable Low to Output Hi-Z		25	ns
t <sub>AVWH</sub>	Address Valid to Write Enable High	60		ns
t <sub>AVE1H</sub>	Address Valid to Chip Enable 1 High	60		ns
t <sub>AVE2L</sub>	Address Valid to Chip Enable 2 Low	60		ns
t <sub>WHQX</sub> (1, 2)	Write Enable High to Output Transition	5		ns

**Notes:** 1.  $C_L = 5pF$  (see Figure 4).

2. If  $\overline{E1}$  goes low or E2 high simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

57

# M48T58, M48T58Y





Figure 7. Write Enable Controlled, Write AC Waveforms

# Figure 8. Chip Enable Controlled, Write AC Waveforms



57

8/17

# **DESCRIPTION** (cont'd)

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT<sup>™</sup> read/write memory cells. The M48T58/58Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T58/58Y also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

## **READ MODE**

The M48T58/58Y is in the Read Mode whenever  $\overline{W}$  (Write Enable) is high,  $\overline{E1}$  (Chip Enable 1) is low, and E2 (Chip Enable 2) is high. The unique address specified by the 13 Address Inputs defines which one of the 8,192 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t<sub>AVQV</sub>) after the last address input signal is stable, providing that the  $\overline{E1}$ , E2, and  $\overline{G}$  access times are also satisfied. If the  $\overline{E1}$ ,

Table 11. Register Map	ρ
------------------------	---

E2 and $\overline{G}$ access times are not met, valid data will
be available after the latter of the Chip Enable
Access times (tE1LQV or tE2HQV) or Output Enable
Access time (t <sub>GLQV</sub> ).

The state of the eight three-state Data I/O signals is controlled by  $\overline{E1}$ , E2 and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E1}$ , E2 and  $\overline{G}$  remain active, output data will remain valid for Output Data Hold time ( $t_{AXQX}$ ) but will go indeterminate until the next Address Access.

#### WRITE MODE

The M48T58/58Y is in the Write Mode whenever  $\overline{W}$ and E1 are low and E2 is high. The start of a write is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E1}$ , or the rising edge of  $\overline{E2}$ . A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E1}$ , or the falling edge of E2. The addresses must be held valid throughout the cycle.  $\overline{E1}$  or  $\overline{W}$  must return high or E2 low for a minimum of t<sub>E1HAX</sub> or t<sub>E2LAX</sub> from Chip Enable or tWHAX from Write Enable prior to the initiation of another read or write cycle. Data-in must be valid tDVWH prior to the end of write and remain valid for tWHDX afterward. G should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on E1 and G and a high on E2, a low on W will disable the outputs twLQZ after W falls.

Address	Data							Function/Range		
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format	
1FFFh		10 Y	'ears		Year			Year	00-99	
1FFEh	0	0	0	10 M.		Мс	nth		Month	01-12
1FFDh	0	0	10 [	Date		Da	ate		Date	01-31
1FFCh	0	FT	0	0	0		Day		Day	01-07
1FFBh	0	0	10 H	lours		Ho	urs		Hour	00-23
1FFAh	0	1	0 Minute	0 Minutes		Minutes		Minutes	00-59	
1FF9h	ST	1	0 Second	ls	Seconds		Seconds Seconds		Seconds	00-59
1FF8h	W	R	S		(	Calibratio	n		Control	

Keys: S = SIGN Bit

FT = FREQUENCY TEST Bit (Must be set to '0' upon power, for normal clock operation)

R = READ Bit W = WRITE Bit

ST = STOP Bit

0 =Must be set to '0'



#### DATA RETENTION MODE

With valid Vcc applied, the M48T58/58Y operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub>(max), V<sub>PFD</sub>(min) window. All outputs become high impedance, and all inputs are treated as "don't care."

**Note:** A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(min)$ , the user can be assured the memory will be in a write protected state, provided the V<sub>CC</sub> fall time is not less than t<sub>F</sub>. The M48T58/58Y may respond to transient noise spikes on V<sub>CC</sub> that reach into the deselect window during the time the device is sampling V<sub>CC</sub>. Therefore, decoupling of the power supply lines is recommended.

When V<sub>CC</sub> drops below V<sub>SO</sub>, the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T58/58Y for an accumulated period of at least 7 years when V<sub>CC</sub> is less than V<sub>SO</sub>. As system power returns and V<sub>CC</sub> rises above V<sub>SO</sub>, the battery is disconnected, and the power supply is switched to external V<sub>CC</sub>. Write protection continues until V<sub>CC</sub> reaches V<sub>PFD</sub> (min) plus t<sub>REC</sub> (min). E1 should be kept high or E2 low as V<sub>CC</sub> rises past V<sub>PFD</sub>(min) to prevent inadvertent write cycles prior to system stabilization. Normal RAM operation can resume t<sub>REC</sub> after V<sub>CC</sub> exceeds V<sub>PFD</sub> (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

# **CLOCK OPERATIONS**

# **Reading the Clock**

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual clock counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the Control register (1FF8h). As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0'.

### Setting the Clock

Bit D7 of the Control register (1FF8h) is the WRITE bit. Setting the WRITE bit to a '1', like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24 hour BCD format (see Table 10). Resetting the WRITE bit to a '0' then transfers the values of all time registers (1FF9h-1FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in Table 10 must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur within one second.

See the Application Note AN923 "TIMEKEEPER rolling into the 21st century" for information on Century Rollover.




Figure 9. Clock Calibration

# Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T58/58Y is shipped from STMicroelectronics with the STOP bit set to a '1'. When reset to a '0', the M48T58 oscillator starts within one second.

# **Calibrating the Clock**

51

The M48T58/58Y is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm$  1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T58 improves to better than  $\pm$ 4 ppm at 25°C.

The oscillation rate of any crystal changes with temperature (see Figure 10). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T58/58Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 9. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five Calibration bits found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration byte occupies the five lower order bits (D4-D0) in the Control register (1FF8h). These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a Sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles; that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration byte would represent +10.7 or - 5.35 seconds per month which corresponds to a total range of +5.5 or - 2.75 minutes per month.




Figure 10. Crystal Accuracy Across Temperature

11/17

# CLOCK OPERATIONS (cont'd)

Two methods are available for ascertaining how much calibration a given M48T58/58Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day Register, is set to a '1', and the oscillator is running at 32,768 Hz, the Frequency Test (Pin 1) will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency test output frequency.

The FT bit must be set using the same method used to set the clock, using the Write bit.

The Frequency Test pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k $\Omega$  resistor is recommended in order to control the rise time.


For more information on calibration, see the Application Note AN934 "TIMEKEEPER Calibration".

#### POWER SUPPLY DECOUPLING and UNDER-SHOOT PROTECTION

I<sub>CC</sub> transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu$ F (as shown in Figure 11) is recommended in order to provide the needed filtering.


In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one Volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommeded to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 11. Supply Voltage Protection



Á7/


# **ORDERING INFORMATION SCHEME**



- Notes: 1. The M48T58 part is offered with the PCDIP28 (i.e. CAPHAT) package only. 2. The SOIC package (SOH28) requires the battery/crystal package (SNAPHAT) which is ordered separately under the part number "M4T28-BR12SH1" in plastic tube or "M4T28-BR12SH1TR" in Tape & Reel form.
- Caution: Do not place the SNAPHAT battery/crystal package "M4T28-BR12SH1" in conductive foam since this will drain the lithium button-cell battery.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

Symb		mm		inches			
C J III.	Тур	Min	Мах	Тур	Min	Max	
А		8.89	9.65		0.350	0.380	
A1		0.38	0.76		0.015	0.030	
A2		8.38	8.89		0.330	0.350	
В		0.38	0.53		0.015	0.021	
B1		1.14	1.78		0.045	0.070	
С		0.20	0.31		0.008	0.012	
D		39.37	39.88		1.550	1.570	
E		17.83	18.34		0.702	0.722	
e1		2.29	2.79		0.090	0.110	
e3		29.72	36.32		1.170	1.430	
eA		15.24	16.00		0.600	0.630	
L		3.05	3.81		0.120	0.150	




# Drawing is not to scale.



# PCDIP28 - 28 pin Plastic DIP, battery CAPHAT

Symb		mm		inches			
Cynno	Тур	Min	Max	Тур	Min	Max	
А			3.05			0.120	
A1		0.05	0.36		0.002	0.014	
A2		2.34	2.69		0.092	0.106	
В		0.36	0.51		0.014	0.020	
С		0.15	0.32		0.006	0.012	
D		17.71	18.49		0.697	0.728	
E		8.23	8.89		0.324	0.350	
е	1.27	-	-	0.050	-	_	
eB		3.20	3.61		0.126	0.142	
Н		11.51	12.70		0.453	0.500	
L		0.41	1.27		0.016	0.050	
α		0°	<b>8</b> °		0°	8°	
N		28			28		
СР			0.10			0.004	






Drawing is not to scale.



Symb		mm		inches		
Cy	Тур	Min	Мах	Тур	Min	Max
А			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090





Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 1999 STMicroelectronics - All Rights Reserved

IMEKEEPER and SNAPHAT are registered trademarks of STMicroelectronics ™ CAPHAT, BYTEWIDE and BiPORT are trademarks of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com



17/17