

# LNBH221


PRELIMINARY DATA

# DUAL LNB SUPPLY AND CONTROL IC WITH STEP-UP CONVERTER AND I<sup>2</sup>C INTERFACE

- ALL THE FEATURES ARE THE SAME FOR BOTH SECTION
- COMPLETE AND INDEPENDENT INTERFACE BETWEEN LNBs AND RELEVANT I<sup>2</sup>C<sup>TM</sup> BUS
- BUILT-IN DC/DC CONTROLLER FOR SINGLE 12V SUPPLY OPERATION AND HIGH EFFICIENCY (Typ. 93% @ 500mA)
- LNB OUTPUT CURRENT GUARANTEED UP TO 500mA
- BOTH COMPLIANT WITH EUTELSAT AND DIRECTV OUTPUT VOLTAGE SPECIFICATION
- ACCURATE BUILT-IN 22KHz TONE OSCILLATOR SUITS WIDELY ACCEPTED STANDARDS
- FAST OSCILLATOR START-UP FACILITATES DiSEqC<sup>TM</sup> ENCODING
- BUILT-IN 22KHz TONE DETECTOR SUPPORTS BI-DIRECTIONAL DISEqC<sup>TM</sup> 2.0
- SEMI-LOWDROP POST REGULATOR AND HIGH EFFICIENCY STEP-UP PWM FOR LOW POWER LOSS: Typ. 0.56W @ 125mA
- TWO OUTPUT PINS SUITABLE TO BYPASS THE OUTPUT R-L FILTER AND AVOID ANY TONE DISTORSION (R-L FILTER AS PER DiSEqC 2.0 SPECs, see application circuit on pag. 4)
- OVERLOAD AND OVER-TEMPERATURE INTERNAL PROTECTIONS
- OVERLOAD AND OVER-TEMPERATURE I<sup>2</sup>C DIAGNOSTIC BITs
- LNB SHORT CIRCUIT SOA PROTECTION WITH I<sup>2</sup>C DIAGNOSTIC BIT
- +/- 4KV ESD TOLERANT ON INPUT/ OUTPUT POWER PINS


#### DESCRIPTION

Intended for analog and digital DUAL Satellite STB receivers/SatTV, sets/PC cards, the LNBH221 is a voltage regulator and interface IC, assembled in POWER SO-36, specifically designed to provide the power 13/18V, and the 22KHz tone signalling for two independent LNB down converters or to a multiswitch box that could be independently powered and set. In this application field, it offers a complete solution with ex-April 2004



tremely low component count, low power dissipation together with simple design and  $I^2C^{TM}$  standard interfacing.

#### **BLOCK DIAGRAM**



This is preliminary information on a new product now in development are or undergoing evaluation. Details subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Input Voltage	-0.3 to 16	V
V <sub>UP</sub>	DC Input Voltage	-0.3 to 25	V
V <sub>O</sub> TX/RX	DC Output Pin Voltage	-0.3 to 25	V
Ι <sub>Ο</sub>	Output Current	Internally Limited	mA
VI	Logic Input Voltage (SDA, SCL, DSQIN)	-0.3 to 7	V
V <sub>DETIN</sub>	Detector Input Signal Amplitude	-0.3 to 2	V <sub>PP</sub>
V <sub>OH</sub>	Logic High Output Voltage (DSQOUT)	-0.3 to 7	V
I <sub>GATE</sub>	Gate Current	±400	mA
V <sub>SENSE</sub>	Current Sense Voltage	-0.3 to 1	V
V <sub>ADDRESS</sub>	Address Pin Voltage	-0.3 to 7	V
T <sub>stg</sub>	Storage Temperature Range	-40 to 150	°C
TJ	Operating Junction Temperature Range	-40 to 125	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

#### THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal Resistance Junction-case	2	°C/W


#### **PIN CONFIGURATION** (top view)

GND [	1	36 🗍 GND
SDA [	2 ()	35 🗖 DETIN
SCL [	3	34 🗇 BYPASS
DSQIN [	4	33 🗖 ADDR
DSQOUT [	5	32 🗍 GND
SENSE [	6	31 EXTM
GATE [	7	30 □ v₀tx
V <sub>cc</sub> [	8	29 🗖 GND
V <sub>uP</sub> [	9	
V <sub>o</sub> rx [	10	27 🗖 V <sub>UP</sub>
GND [	11	26 🗖 V <sub>cc</sub>
v <sub>o</sub> tx [	12	25 🗖 GATE
ехтм [	13	24 🗖 SENSE
GND [	14	
ADDR [	15	
BYPASS [	16	21 SCL
DETIN	17 ( )	20 🗆 SDA
GND [	18	19 дир
		\$16240

57


#### TABLE A: PIN CONFIGURATIONS

SYMBOL	NAME	FUNCTION	-	JMBER CT:
			Α	В
V <sub>CC</sub>	Supply Input	$8V$ to $15V$ supply. A 220 $\mu F$ bypass capacitor to GND with a 470nF (ceramic) in parallel is recommended.	8	26
GATE	External Switch Gate	External MOS switch Gate connection of the step-up converter.	7	25
SENSE	Current Sense (Input)	Current Sense comparator input. Connected to current sensing resistor.	6	24
V <sub>UP</sub>	Step-up Voltage	Input of the linear post-regulator. The voltage on this pin is monitored by the internal step-up controller to keep a minimum dropout across the linear pass transistor.	9	27
V <sub>O</sub> RX	Output Port during 22KHz Tone RX	RX Output to the LNB in DiSEqC 2.0 application. See truth table for voltage selections and description on page 5.	28	10
SDA	Serial Data	Bidirectional data from/to I <sup>2</sup> C bus.	2	20
SCL	Serial Clock	Clock from I <sup>2</sup> C bus.	3	21
DSQIN	DiSEqC Input	When the TEN bit of the System Register is LOW, this pin will accept the DiSEqC code from the main µcontroller. Each section of the LNBH221 will use this code to modulate the internally generated 22kHz carrier. Set to GND this pin if not used.	4	22
DETIN	Detector In	22kHz Tone Detector Input. Must be AC coupled to the DiSEqC bus.	35	17
DSQOUT	DiSEqC Output	Open drain output of the Tone Detector to the main $\mu$ controller for DiSEqC data decoding. It is LOW when tone is detected on the DETIN.	5	23
EXTM	External Modulation	External Modulation Input. Needs DC decoupling to the AC source. If not used, can be left open.	31	13
GND	Ground	Circuit Ground. It is internally connected to the die frame for heat dissipation.	1, 14, 18, 19, 32, 36	1, 14, 18, 19, 32, 36
BYP	Bypass Capacitor pin	Needed for internal pre regulator filtering.	34	16
V <sub>О</sub> ТХ	Output Port during 22KHz Tone TX	Output of the linear post regulator/modulator to the LNB. See truth table for voltage selections.	30	12
GND	Ground	To be connected to ground.	29	11
ADDR	Address Setting	Four I <sup>2</sup> C bus addresses available by setting the Address Pin level voltage.	33	15



#### **TYPICAL APPLICATION CIRCUITS FOR EACH SECTION : A and B**

#### APPLICATION CIRCUIT FOR DISEqC 1.x AND OUTPUT CURRENT UP TO 500mA



#### APPLICATION CIRCUIT FOR Bi-directional DiSEqC 2.0 AND OUTPUT CURRENT UP TO 500mA

C8, D3 and D4 are needed to protect the output pins from any negative voltage spikes during high speed voltage transitions. (\*): R-L filter to be used according to EUTELSAT recommendation to implement the DiSEqC<sup>TM</sup> 2.0, (see DiSEqC<sup>TM</sup> implementation on page 8). If bidirectional DiSEqC<sup>TM</sup> 2.0 is not implemented it can be removed both with C8 and D4. (\*\*) Do not leave these pins floating if not used.
(\*\*\*) To be soldered as close as possible to relative pins.

#### **APPLICATION INFORMATION**

Basically, the LNBH221 includes two circuits that are completely independent. Each circuit can be separately controlled and must have its independent external components. All the below specification must be considered equal for each section.

This IC has a built in DC/DC step-up controller that, from a single supply source ranging from 8 to 15V, generates the voltages ( $V_{UP}$ ) that let the linear post-regulator to work at a minimum dissipated power of 1W typ. @ 500mA load (the linear regulator drop voltage is internally kept at:  $V_{UP}$ - $V_{OUT}$ =2V typ.). An UnderVoltage Lockout circuit will disable the whole circuit when the supplied  $V_{CC}$  drops below a fixed threshold (6.7V typically). The internal 22KHz tone generator is factory trimmed in accordance to the standards, and can be controlled either by the I<sup>2</sup>C<sup>TM</sup> interface or by a dedicated pin (DSQIN) that allows immediate DiSEqC<sup>TM</sup> data encoding (\*). When the TEN (Tone ENable) I<sup>2</sup>C bit it is set to HIGH, a continuous 22KHz tone is generated on the output regardless of the DSQIN pin logic status.

The TEN bit must be set LOW when the DSQIN pin is used for DiSEqC<sup>TM</sup> encoding. The fully bi-directional DiSEqC<sup>TM</sup> 2.0 interfacing is completed by the built-in 22KHz tone detector. Its input pin (DETIN) must be AC coupled to the DiSEqC<sup>TM</sup> bus, and the extracted PWK data are available on the DSQOUT pin (\*). To comply to the bi-directional DiSEqC<sup>TM</sup> 2.0 bus hardware requirements an output R-L filter is needed. The LNBH221 is provided with two output pins: the V<sub>O</sub>TX to be used during the tone transmission and the V<sub>O</sub>RX to be used when the tone is received. This allows the 22KHz Tone to pass without any losses due to the R-L filter impedance (see DiSeqC 2.0 application circuit on page 5). In DiSeqC 2.0 applications during the 22KHz transmission activated by DSQIN pin (or TEN I<sup>2</sup>C bit), the V<sub>O</sub>TX pin must be preventively set ON by the TTX I<sup>2</sup>C bit and, both the 13/18V power supply and the 22KHz tone, are provided by mean of V<sub>O</sub>TX output. As soon as the tone transmission is expired, the V<sub>O</sub>TX must be set to OFF by setting the TTX I<sup>2</sup>C bit to zero and the 13/18V power supply is provided to the LNB by the V<sub>O</sub>TX output pin can provide both the 13/18V power supply and the 22KHz tone, enabled by DSQIN pin or by TEN I<sup>2</sup>C bit. All the functions of this IC are controlled via I<sup>2</sup>C<sup>TM</sup> bus by writing 6 bits on the System Register (SR, 8 bits). The same register can be read back, and two bits will report the diagnostic status. When the IC is put in Stand-by (EN bit LOW), the power blocks are disabled.

When the regulator blocks are active (EN bit HIGH), the output can be logic controlled to be 13 or 18 V by mean of the VSEL bit (Voltage SELect) for remote controlling of non-DiSEqC LNBs. Additionally, the LNBH221 is provided with the LLC I<sup>2</sup>C bit that increase the selected voltage value (+1V when VSEL=0 and +1.5V when VSEL=1) to compensate for the excess voltage drop along the coaxial cable (LLC bit HIGH). By mean of the LLC bit, the LNBH221 is also compliant to the American LNB power supply standards that require the higher output voltage level to 19.5V (typ.) (instead of 18V), by simply setting the LLC=1 when VSEL=1. In order to improve design flexibility and to allow implementation of newcoming LNB remote control standards, an analogic modulation input pin is available (EXTM).

An appropriate DC blocking capacitor must be used to couple the modulating signal source to the EXTM pin. Also in this case, the V<sub>O</sub>TX output must be set ON during the tone transmission by setting the TTX bit high. When external modulation is not used, the relevant pin can be left open. The current limitation block is SOA type: if the output port is shorted to ground, the SOA current limitation block limits the short circuit current ( $I_{SC}$ ) at typically 300mA or 200mA respectively for V<sub>OUT</sub> 13V or 18V, to reduce the power dissipation. Moreover, it is possible to set the Short Circuit Current protection either statically (simple current clamp) or dynamically by the PCL bit of the I<sup>2</sup>C SR; when the PCL (Pulsed Current Limiting) bit is set to LOW, the overcurrent protection circuit works dynamically, as soon as an overload is detected, the output is shut-down for a time T<sub>OFF</sub>, typically 900ms. Simultaneously the OLF bit of the System Register is set to HIGH. After this time has elapsed, the output is resumed for a time T<sub>ON</sub>=1/10T<sub>OFF</sub> (typ.). At the end of T<sub>ON</sub>, if the overload is still detected, the protection circuit will cycle again through T<sub>OFF</sub> and T<sub>ON</sub>. At the end of a full T<sub>ON</sub> in which no overload is detected, normal operation is resumed and the OLF bit is reset to LOW. Typical T<sub>ON</sub>+T<sub>OFF</sub> time is 990ms and it is determined by an internal timer. This dynamic operation can greatly reduce the power dissipation in short circuit condition, still ensuring excellent power-on start up in most conditions. However, there could be some cases in which an highly capacitive load on the output may cause a difficult start-up when the dynamic protection is chosen. This can be solved by initiating any power start-up in static mode (PCL=HIGH) and then switching to the dynamic mode (PCL=LOW) after a chosen amount of time. When in static mode, the OLF bit goes HIGH when the current clamp limit is reached and returns LOW when the overload condition is cleared. This IC is also



protected against overheating: when the junction temperature exceeds 150°C (typ.), the step-up converter and the linear regulator are shut off, and the OTF SR bit is set to HIGH. Normal operation is resumed and the OTF bit is reset to LOW when the junction is cooled down to 140°C (typ.).

(\*): External components are needed to comply to bi-directional DISEqC<sup>TM</sup> bus hardware requirements. Full compliance of the whole application to DISEqC<sup>TM</sup> specifications is not implied by the use of this IC. NOTICE: DISEqC is a trademark of EUTELSAT. I<sup>2</sup>C is a trademark of Philips Semiconductors.

#### I<sup>2</sup>C BUS INTERFACE (one for each section)

Data transmission from main  $\mu$ P to the LNBH221 and viceversa takes place through the 2 wires I<sup>2</sup>C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected).

#### DATA VALIDITY

As shown in fig. 1, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

#### START AND STOP CONDITIONS

As shown in fig.2 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP conditions must be sent before each START condition.

#### **BYTE FORMAT**


Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.


#### ACKNOWLEDGE

The master ( $\mu$ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 3). The peripheral (LNBH221) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The peripheral which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. The LNBH221 won't generate the acknowledge if the V<sub>CC</sub> supply is below the Undervoltage Lockout threshold (6.7V typ.).

#### TRANSMISSION WITHOUT ACKNOWLEDGEMENT

Avoiding to detect the acknowledge of the LNBH221, the  $\mu$ P can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data. This approach of course is less protected from misworking and decreases the noise immunity.





67/

Figure 2 : TIMING DIAGRAM ON I<sup>2</sup>C BUS





Figure 3 : ACKNOWLEDGE ON I<sup>2</sup>C BUS



#### LNBH221 SOFTWARE DESCRIPTION (same for both section)

#### INTERFACE PROTOCOL

The interface protocol comprises:

- A start condition (S)
- A chip address byte = hex 10 / 11 (the LSB bit determines read(=1)/write(=0) transmission)
- A sequence of data (1 byte + acknowledge)
- A stop condition (P)

			CH	IIP AD	DDRE	SS			]		DATA					]			
N	/ISB							LSB	]	MSB							LSB		
S	0	0	0	1	0	0	0	R/W	ACK									ACK	Р
ACK= Ac S= Start P= Stop R/W= Re <b>SYSTE</b>	ad/W	rite	STEF	R (SR	, 1 B`	YTE)													
MS	SB																	LSB	
MS R, V	-		R, V	V	F	R, W		R, V	N	F	R, W		R, V	V		R		LSB R	
-	W		R, V TTX			R, W FEN		R, V LLC			R, W SEL		R, V EN		(	R OTF		-	

#### TRANSMITTED DATA (I<sup>2</sup>C BUS WRITE MODE)

When the R/W bit in the chip address is set to 0, the main uP can write on the System Register (SR) of the LNBH221 via I<sup>2</sup>C bus. Only 6 bits out of the 8 available can be written by the µP, since the remaining 2 are left to the diagnostic flags, and are read-only.

PCL	ттх	TEN	LLC	VSEL	EN	OTF	OLF	Function		
			0	0	1	Х	Х	V <sub>OUT</sub> =13.25V, V <sub>UP</sub> =15.25V		
			0	1	1	Х	Х	V <sub>OUT</sub> =18V, V <sub>UP</sub> =20V		
			1	0	1	Х	Х	V <sub>OUT</sub> =14.25V, V <sub>UP</sub> =16.25V		
			1	1	1	Х	Х	V <sub>OUT</sub> =19.5V, V <sub>UP</sub> =21.5V		
		0			1	Х	Х	22KHz tone is controlled by DSQIN pin		
		1			1	Х	Х	22KHz tone is ON, DSQIN pin disabled		
	0				1	х	х	V <sub>O</sub> RX output is ON, output voltage controlled by VSEL and LLC		
	1	х			1	х	х	V <sub>O</sub> TX output is ON, 22KHz controlled by DSQIN or TEN, output voltage level controlled by VSEL and LLC		
0					1	Х	Х	Pulsed (dynamic) current limiting is selected		
1					1	Х	Х	Static current limiting is selected		
X	Х	Х	Х	Х	0	Х	Х	Power blocks disabled		

X= don't care. Values are typical unless otherwise specified

#### **RECEIVED DATA (I<sup>2</sup>C bus READ MODE)**

The LNBH221 can provide to the Master a copy of the SYSTEM REGISTER information via I<sup>2</sup>C bus in read mode. The read mode is Master activated by sending the chip address with R/W bit set to 1. At the following master generated clocks bits, the LNBH221 issues a byte on the SDA data bus line (MSB transmitted first).

At the ninth clock bit the MCU master can:

- acknowledge the reception, starting in this way the transmission of another byte from the LNBH221;

- no acknowledge, stopping the read mode communication.

While the whole register is read back by the  $\mu$ P, only the two read-only bits OLF and OTF convey diagnostic informations about the LNBH221.

PCL	ISEL	TEN	LLC	VSEL	SEL     EN     OTF     OLF     Function						
						0		T <sub>J</sub> <140°C, normal operation			
These bits are read exactly the same as					ne as	1		T <sub>J</sub> >150°C, power block disabled			
they	they were left after last write operation						0	I <sub>OUT</sub> <i<sub>OMAX, normal operation</i<sub>			
							1	I <sub>OUT</sub> >I <sub>OMAX</sub> , overload protection triggered			

Values are typical unless otherwise specified

#### **POWER-ON I<sup>2</sup>C INTERFACE RESET**

The I<sup>2</sup>C interface built in the LNBH221 is automatically reset at power-on. As long as the V<sub>CC</sub> stays below the UnderVoltage Lockout threshold (6.7V typ.), the interface will not respond to any I<sup>2</sup>C command and the System Register (SR) is initialized to all zeroes, thus keeping the power blocks disabled. Once the  $V_{CC}$  rises above 7.3V typ, the I<sup>2</sup>C interface becomes operative and the SR can be configured by the main µP. This is due to 500mV of hysteresis provided in the UVL threshold to avoid false retriggering of the Power-On reset circuit.

#### **ADDRESS Pin**

Connecting this pin to GND the Chip I<sup>2</sup>C interface address is 0001000, but, it is possible to choice among 4 different addresses simply setting this pin at 4 fixed voltage levels (see table on page 10).

### DISEqC<sup>TM</sup> IMPLEMENTATION

The LNBH221 helps the system designer to implement the bi-directional DiSEgC 2.0 protocol by allowing an easy PWK modulation/demodulation of the 22KHz carrier. The PWK data are exchanged between the LNBH221 and the main µP using logic levels that are compatible with both 3.3 and 5V microcontrollers. This data exchange is made through two dedicated pins, DSQIN and DSQOUT, in order to maintain the timing relationships between the PWK data and the PWK modulation as accurate as possible. These two pins should be directly connected to two I/O pins of the µP, thus leaving to the resident firmware the task of encoding and decoding the PWK data in accordance to the DiSEqC protocol. Full compliance of the system to the specification is thus not implied by the bare use of the LNBH221. The system designer should also take in consideration the bus hardware requirements; that can be simply accomplished by the R-L termination connected on the V<sub>OUT</sub> pins of the LNBH221, as shown in the Typical Application Circuit on page 4. To avoid any losses due to the R-L impedance during the tone transmission, the LNBH221 has dedicated output (V<sub>O</sub>TX) that, in a DiSEqC 2.0 application, is connected after the filter and must be enabled by setting the TTX SR bit HIGH only during the tone transmission (see DiSEqC 2.0 operation description on page 5).

Unidirectional (1.x) DiSEqC and non-DiSEqC systems normally don't need this termination, and the VoTX pin can be directly connected to the LNB supply port of the Tuner (see DiSeqC 1.x application circuit on pag.4). There is also no need of Tone Decoding, thus DETIN and DSQOUT pins can be left unconnected and the Tone is provided by the  $V_{\Omega}TX$ .

#### ELECTRICAL CHARACTERISTICS OF EACH SECTION (A and B)

T<sub>J</sub> = 0 to 85°C, EN=1, TTX=0/1, LLC=VSEL=TEN=PCL=0, DSQIN=LOW, V<sub>IN</sub>=12V, I<sub>OUT</sub>=50mA, unless otherwise specified. See software description section for I<sup>2</sup>C access to the system register)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Supply Voltage	I <sub>OUT</sub> = 500 mA TEN=VSEL=LLC=	-1	8		15	V
I <sub>IN</sub>	Supply Current	EN=TEN=VSEL=LLC=1, No Load	ł		20	40	mA
		EN=0			3.5	7	
V <sub>OUT</sub>	Output Voltage	I <sub>OUT</sub> = 500 mA VSEL=1	LC=0	17.3	18	18.7	V
		L	LC=1	18.7	19.5	20.3	
V <sub>OUT</sub>	Output Voltage	0	LC=0	12.75	13.25	13.75	V
		L	LC=1	13.75	14.25	14.75	
$\Delta V_{OUT}$	Line Regulation	V <sub>IN</sub> =8 to 15V V	SEL=0		5	40	mV
			'SEL=1		5	60	
$\Delta V_{OUT}$	Load Regulation	VSEL = 0 or 1 I <sub>OUT</sub> = 50 to 500m	A			200	mV
I <sub>MAX</sub>	Output Current Limiting			500		750	mA
I <sub>SC</sub>	Output Short Circuit Current	VSEL = 0		300		mA	
		VSEL = 1			200		
t <sub>OFF</sub>	Dynamic Overload protection OFF Time	PCL=0 Output Shorted			900		ms
t <sub>ON</sub>	Dynamic Overload protection ON Time	PCL=0 Output Shorted			t <sub>OFF</sub> /10		ms
f <sub>TONE</sub>	Tone Frequency	TEN=1		20	22	24	KHz
A <sub>TONE</sub>	Tone Amplitude	TEN=1		0.55	0.72	0.9	Vpp
D <sub>TONE</sub>	Tone Duty Cycle	TEN=1		40	50	60	%
t <sub>r</sub> , t <sub>f</sub>	Tone Rise and Fall Time	TEN=1		5	8	15	μs
G <sub>EXTM</sub>	External Modulation Gain	$\Delta V_{OUT} / \Delta V_{EXTM}$ , f = 10Hz to 50KH	z, TTX=1		6		
$V_{\text{EXTM}}$	External Modulation Input Voltage	AC Coupling, TTX=1				400	mVpp
Z <sub>EXTM</sub>	External Modulation Impedance	f = 10Hz to 50KHz			260		Ω
f <sub>SW</sub>	DC/DC Converter Switch Frequency				220		kHz

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
f <sub>DETIN</sub>	Tone Detector Frequency Capture Range	0.4Vpp sinewave	18		24	kHz
V <sub>DETIN</sub>	Tone Detector Input Amplitude	f <sub>IN</sub> =22kHz sinewave	0.2		1.5	Vpp
Z <sub>DETIN</sub>	Tone Detector Input Impedance			150		kΩ
V <sub>OL</sub>	DSQOUT Pin Logic LOW	Tone present I <sub>OL</sub> =2mA		0.3	0.5	V
I <sub>OZ</sub>	DSQOUT Pin Leakage Current	Tone absent V <sub>OH</sub> = 6V			10	μA
V <sub>IL</sub>	DSQIN Input Pin Logic LOW				0.8	V
V <sub>IH</sub>	DSQIN Input Pin Logic HIGH		2			V
Ι <sub>ΙΗ</sub>	DSQIN Pin Input Current	V <sub>IH</sub> = 5V		15		μA
I <sub>ОВК</sub>	Output Backward Current	EN=0 V <sub>OBK</sub> = 18V		-6	-15	mA
T <sub>SHDN</sub>	Thermal Shutdown Threshold			150		°C
$\Delta T_{SHDN}$	Thermal Shutdown Hysteresis			15		°C

# GATE AND SENSE ELECTRICAL CHARACTERISTICS (T\_J = 0 to 85°C, V\_{IN}=12V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
R <sub>DSON-L</sub>	Gate LOW R <sub>DSON</sub>	I <sub>GATE</sub> =-100mA		4.5		Ω
R <sub>DSON-H</sub>	Gate LOW R <sub>DSON</sub>	I <sub>GATE</sub> =100mA		4.5		Ω
$V_{\text{SENSE}}$	Current Limit Sense Voltage			200		mV

# I<sup>2</sup>C ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 0 to 85°C, V<sub>IN</sub>=12V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	LOW Level Input Voltage	SDA, SCL			0.8	V
VIH	HIGH Level Input Voltage	SDA, SCL	2			V
I <sub>IN</sub>	Input Current	SDA, SCL, V <sub>IN</sub> = 0.4 to 4.5V	-10		10	μA
V <sub>OL</sub>	Low Level Output Voltage	SDA (open drain), I <sub>OL</sub> = 6mA			0.6	V
f <sub>MAX</sub>	Maximum Clock Frequency	SCL	500			KHz

# ADDRESS PIN CHARACTERISTICS (T<sub>J</sub> = 0 to 85°C, V<sub>IN</sub>=12V)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>ADDR-1</sub>	"0001000" Addr Pin Voltage		0		0.7	V
V <sub>ADDR-2</sub>	"0001001" Addr Pin Voltage		1.3		1.7	V
V <sub>ADDR-3</sub>	"0001010" Addr Pin Voltage		2.3		2.7	V
V <sub>ADDR-4</sub>	"0001011" Addr Pin Voltage		3.3		5	V

**57** 

#### THERMAL DESIGN NOTES

**\_\_\_** 

During normal operation, the LNBH221 device dissipates some power. At rated output current of 500mA on each section output, the voltage drop on both linear regulators lead to a total dissipated power that is typically 2W. The heat generated requires a suitable heatsink to keep the junction temperature below the over-temperature protection threshold. Assuming a 45°C temperature inside the Set-Top-Box case, the total  $R_{thj-amb}$  has to be less than 40°C/W.

While this can be easily achieved using a through-hole power package that can be attached to a small heatsink or to the metallic frame of the receiver, a surface mount power package must rely on PCB solutions whose thermal efficiency is often limited. The simplest solution is to use a large, continuous copper area of the GND layer to dissipate the heat coming from the IC body.

Given for the PSO-20 package an R<sub>thj-c</sub> equal to 2°C/W, a maximum of 38°C/W are left to the PCB heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual layer PCB, an unbroken GND area even on the opposite side where the IC is placed. In figure 4, it is shown a suggested layout for the PSO-20 package with a dual layer PCB, where the IC exposed pad connected to GND and the square dissipating area are thermally connected through 32 vias holes, filled by solder. This arrangement, when L=40mm, achieves an R<sub>thc-a</sub> of about 28°C/W.

Different layouts are possible, too. Basic principles, however, suggest to keep the IC and its ground exposed pad approximately in the middle of the dissipating area; to provide as many vias as possible; to design a dissipating area having a shape as square as possible and not interrupted by other copper traces.




Figure 4 : PowerSO-36 SUGGESTED PCB HEATSINK LAYOUT

#### **TYPICAL PERFORMANCE CHARACTERISTICS (of each section)** ( $T_i = 25^{\circ}C$ , unless otherwise specif.)

Figure 5 : Output Voltage vs Temperature




Figure 6 : Output Voltage vs Temperature




Figure 7 : Output Voltage vs Temperature




Figure 8 : Load Regulation vs Temperature




Figure 9 : Load Regulation vs Temperature




Figure 10 : Supply Current vs Temperature




Figure 11 : Supply Current vs Temperature




Figure 12 : Supply Current vs Temperature








Figure 13 : Dynamic Overload Protection ON Time vs Temperature













Figure 16 : Tone Frequency vs Temperature







Figure 17 : Tone Amplitude vs Temperature









Figure 19 : Tone Rise Time vs Temperature





**Figure 21** : Undervoltage Lockout Threshold vs Temperature



**Figure 22** : Output Backward Current vs Temperature




Figure 23 : DC/DC Converter Efficiency vs Temperature




Figure 24 : Current Limit Sense Voltage vs Temperature






Figure 25 : 22kHz Tone Waveform




V<sub>CC</sub>=12V, I<sub>O</sub>=50mA, EN=TEN=1

Figure 26 : DSQIN Tone Enable Transient Response




 $V_{CC}$ =12V, I<sub>O</sub>=50mA, EN=1, Tone enabled by DSQIN Pin


#### Figure 27 : DSQIN Tone Enable Transient Response



 $V_{CC}$ =12V, I<sub>O</sub>=50mA, EN=1, Tone enabled by DSQIN Pin

#### Figure 28 : DSQIN Tone Disable Transient Response







DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			3.60			0.1417
a1	0.10		0.30	0.0039		0.0118
a2			3.30			0.1299
a3	0		0.10	0		0.0039
b	0.22		0.38	0.0087		0.0150
С	0.23		0.32	0.0091		0.0126
D (1)	15.80		16.00	0.6220		0.6299
D1	9.40		9.80	0.3701		0.3858
E	13.90		14.50	0.5472		0.5709
E1 (1)	10.90		11.10	0.4291		0.4370
E2			2.90			0.1142
E3	5.8		6.2	0.2283		0.2441
е		0.65			0.0256	
e3		11.05			0.4350	
G	0		0.10	0.0000		0.0039
Н	15.50		15.90	0.6102		0.6260
h			1.10			0.0433
L	0.80		1.10	0.0315		0.0433
Ν			10°			10°


## PowerSO-36 MECHANICAL DATA

(1) "D and E1" do not include mold flash or protusions - Mold flash or protusions shall not exceed 0.15mm (0.00 ")



DIM.	mm.			inch			
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.	
А			330			12.992	
С	12.8		13.2	0.504		0.519	
D	20.2			0.795			
Ν	60			2.362			
Т			30.4			1.197	
Ao	15.1		15.3	0.594		0.602	
Во	16.5		16.7	0.650		0.658	
Ko	3.8		4.0	0.149		0.157	
Po	3.9		4.1	0.153		0.161	
Р	23.9		24.1	0.941		0.949	
W	23.7		24.3	0.933		0.957	





17/18

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com

57