
# Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder


SDA 5649 SDA 5649X

**CMOSIC** 

#### **Features**

- Single-chip receiver for PDC data, broadcast either
  - in Broadcast Data Service Packet (BDSP) 8/30/2 according to CCIR teletext system B, or
  - in dedicated line no. 16 of the vertical blanking interval (VPS)
- Reception of Unified Date and Time (UDT), Network Identification code (NIC), and Short Program Label (SPL) broadcast in BDSP 8/30/1
- Reception of bytes no.38 through 45 of teletext header row containing clock time
- Low external components count
- On-chip data and sync slicer
- I<sup>2</sup>C-Bus interface for communication with external microcontroller
- Selection of PDC/VPS operating mode software controlled by I<sup>2</sup>C-Bus register
- Pin and software compatible to PDC/VPS Decoder SDA 5648
- Supply voltage: 5 V ± 10 %
- Video input signal level: 0.7 Vpp to 1.4 Vpp
- Technology: CMOS
- Package: P-DIP-14-3 and P-DSO-20-1
  Operating temperature range: 0 to 70 °C





Туре	Ordering Code	Package
SDA 5649	Q67100-H5156	P-DIP-14-3
SDA 5649X	Q67106-H5157	P-DSO-20-1 Tape & Reel

#### **Functional Description**

The CMOS circuit SDA 5649 is intended for use in video cassette recorders to retrieve control data of the PDC system from the data lines broadcast during the vertical blanking interval of a standard video signal.

The SDA 5649 is devised to handle PDC data transported either in Broadcast Data Service Packet (BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data line no. 16 in the case of VPS.


Furthermore it is able to receive the Unified Date and Time (UDT) information transmitted in bytes no. 15 through 21, the Network Identification code (NIC) carried in bytes no. 13 and 14, and the Short Program Label carried in bytes no. 22 through 25 of packet 8/30 format 1.

For reception of clock time when no BDSP 8/30/1 is present the SDA 5649 can be enabled to extract bytes no. 38 through 45 of the teletext header row.

All operating modes (PDC/VPS) are selected by a control register which can be written to via the I<sup>2</sup>C-Bus interface.


### **Pin Configuration**

(top view)



### **Pin Definitions and Functions**

Pin No. P-DIP-14-3	Pin No. P-DSO-20-1	Symbol	Function
1		$V_{\mathtt{SS}}$	Ground (0 V)
	1	$V_{\sf SSA}$	Analog ground (0 V)
	2	$V_{ extsf{SSD}}$	Digital ground (0 V)
	3	N.C.	Not connected
2	4	SCL	Serial clock input of I <sup>2</sup> C-Bus.
3	5	SDA	Serial data input of I <sup>2</sup> C-Bus.
4	6	CS0	Chip select input determining the $\rm I^2C$ -Bus addresses: $\rm 20_H$ / $\rm 21_H$ , when pulled low $\rm 22_H$ / $\rm 23_H$ , when pulled high.
5	7	VCS	Video Composite Sync output from sync slicer used for PLL based clock generation.
	8	N.C.	Not connected
6	9	DAVN	Data available output active low, when PDC/VPS data is received.
7	10	EHB	Output signaling the presence of the first field active high.
8	11	TI	Test input; activates test mode when pulled high. connect to ground for operating mode.
9	12	PD1	Phase detector/charge pump output of data PLL (DAPLL).
	13	N.C.	Not connected
10	14	PD2/ VCO2	Connector of the loop filter for the SYSPLL.
11	15	VCO1	Input to the voltage controlled oscillator #1 of the DAPLL.
12	16	$I_{REF}$	Reference current input for the on-chip analog circuit.
13	17	CVBS	Composite video signal input.
	18	N.C.	Not connected
14		$V_{DD}$	Positive supply voltage (+ 5 V nom.).
	19	$V_{DDD}$	Positive supply voltage for the digital circuits (+ 5 V nom.).
	20	$V_{DDA}$	Positive supply voltage for the analog circuits (+ 5 V nom.).



### **Block Diagram**

### **Circuit Description**

Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for clamping the bottom of the sync pulses to an internally fixed level. The signal is passed on to the slicer, an analogue circuitry separating the sync and the data parts of the CVBS signal, thus yielding the digital composite sync signal VCS and a digital data signal for further processing by comparing those signals to internally generated slicing levels.

The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal.

The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal.

The data slicer separates the data signal from the CVBS signal by comparing the video voltage to an internally generated slicing level which is found by averaging the data signal during TV line no. 16 in the VPS mode or by averaging the data signal during the clock run-in period of the teletext lines during the data entry window (DEW) in PDC mode.

The clock generator delivers the system clock needed for the basic timing as well as for the regeneration of the dataclock. It is based on two phase locked loops (PLL's) all parts of which are integrated on chip with the exception of the loop filter components. Each of the PLL's is composed of a voltage controlled relaxation oscillator (VCO), a phase/frequency detector (PFD), and a charge pump which converts the digital output signals of the PFD to an analogue current. That current is transformed to a control voltage for the VCO by the off-chip loop filter. The generated VCO frequencies are 10 MHz and 13.875 MHz for VPS mode and PDC mode, respectively.

All signals necessary for the control of sync and data slicing as well as for the data acquisition are generated by the Timing block.

Depending on the selected operating mode, either teletext lines carrying 8/30 packages or the dedicated TV line no. 16 are acquired.

In PDC mode, only teletext rows 8/30 containing Broadcast Data Service Package (BDSP) information are acquired. The relevant bytes of 8/30 format 1 (8/30/1) and 8/30 format 2 (8/30/2) are extracted. The 8/30/1-bytes are stored in the acquisition register in a transparent way without any bit manipulation, whereas the Hamming coded bytes of packet 8/30/2 are Hamming-checked and bytes with one bit error are corrected. The storage of error free or corrected 8/30/2-data bytes in the transfer register to the I<sup>2</sup>C-Bus is signalled by the DAVN output going low.

In VPS mode, the extracted data bits of TV line no. 16 are checked for biphase errors. With no biphase errors encountered, the acquired bytes are stored in the transfer register to the I<sup>2</sup>C-Bus. That transfer is signalled by a H/L transition of the DAVN output, as well.

In both operating modes data are updated when a new data line has been received, provided that the chip is not accessed via the I<sup>2</sup>C-Bus at the same time.

A micro controller can read the stored bytes via the I<sup>2</sup>C-Bus interface at any time. However, one must be aware that the storage of new data from the acquisition interface is inhibited as long as the PDC decoder is being accessed via the I<sup>2</sup>C-Bus.

#### I2C-Bus

#### **General Information**

The I²C-Bus interface implemented on the PDC decoder is a slave transmitter/receiver, i.e., both reading from and writing to the PDC / VPS decoder is possible. The clock line SCL is controlled only by the bus master usually being a micro controller, whereas the SDA line is controlled either by the master or by the slave. A data transfer can only be initiated by the bus master when the bus is free, i.e., both SDA and SCL lines are in a high state. As a general rule for the I²C-Bus, the SDA line changes state only when the SCL line is low. The only exception to that rule are the Start Condition and the Stop Condition. Further Details are given below. The following abbreviations are used:

START: Start Condition generated by master

AS: Ackknowledge by slave
AM: Ackknowledge by master
NAM: No Ackknowledge by master

STOP: Stop Condition generated by master

#### **Chip Address**

There are two pairs of chip addresses, which are selected by the CS0-input pin according to the following table:

CS0 Input	Write Mode	Read Mode
Low	20 (hex)	21 (hex)
High	22 (hex)	23 (hex)

#### **Write Mode**

For writing to the PDC decoder, the following format has to be used.

START	Chipadress Write Mode	AS	Byte Set Control Register	AS	STOP	
-------	-----------------------	----	---------------------------	----	------	--

#### **Data Transfer (Write Mode)**

- Step1: In order to start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level.
- Step 4: The controller transmits the data byte to set the Control register.
- Step 5: The slave acknowledges the reception of the byte.
- Step 6: The master concludes the data communication by generating a Stop Condition.

The write mode is used to set the I<sup>2</sup>C-Bus control register which determines the operating mode:

### **Control Register**

Bit Number

7	6	5	4	3	2	1	0
T4	Т3	T2	T1	ТО	HDT	PDC/ VPS	FOR1/ FOR2

Default: All bits are set to 0 on power-up.

Bits 3 through 7 are used for test purposes and must not be changed for normal operation by user software!

**Bit 0:** Determines, which kind of data is accessed via the I<sup>2</sup>C-Bus when PDC mode is active.

Value				
0	1			
BDSP	BDSP 8/ 30/ 1 or			
8/ 30/ 2	header row			
data accessible	data accessible (refer to description of Bit 2)			

#### **Bit 1:** Determines the operating mode.

Value				
0 1				
VPS mode active	PDC mode active			

Bit 2: Determines whether BDSP 8/30/1-data or header row data is accessible.

Value				
0	1			
BDSP 8/30/1 data accessible	Bytes no.38 through 45 of the header row containing clock time accessible			

#### **Read Mode**

For reading from the PDC decoder, the following format has to be used.

START   Chipaddress Read Mode	a AS	1st Byte	AM		Last Byte	NAM	STOP
-------------------------------	------	----------	----	--	-----------	-----	------

The contents of up to 13 registers (bytes) can be read starting with byte 1 bit 7 (refer to the table **Order of Data Output on the I**<sup>2</sup>**C-Bus and ...**) depending on the selected operating mode.

#### **Data Transfer (Read Mode)**

- Step1: To start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. The byte address counter in the decoder is reset and points to the first byte to be output.
- Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses.
- Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave switches to transmitting mode.
- Step 4: During the next eight clock pulses the slave puts the addressed data byte onto the SDA line.
- Step 5: The reception of the byte is acknowledged by the master device which, in turn, pulls down the SDA line during the next SCL clock pulse. By acknowledging a byte, the master prompts the slave to increment its internal address counter and to provide the output of the next data byte.
- Step 6: Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read.
- Step 7: The last byte is output by the slave since it will not be acknowledged by the master.
- Step 8: To conclude the read operation, the master doesn't acknowledge the last byte to be received. A No Acknowledge by the master (NAM) causes the slave to switch from transmitting to receiving mode. Note that the master can prematurely cease any reading operation by not acknowledging a byte.
- Step 9: The master gains control over the SDA line and concludes the data transfer by generating a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while the SCL line is in a high state. With the SDA and the SCL lines being both in a high state, the I<sup>2</sup>C-Bus is free and ready for another data transfer to be started.

### Order of Data Output on the I<sup>2</sup>C-Bus and Bit Allocation of the 3 Different Operating Modes

I <sup>2</sup> C-Bus			PDC Pac	cket 8/30		VPS Mode	
		Format 1		Format 2			
Byte 1	bit 7	byte 15	bit 0 <sup>2)</sup>	byte 16	bit 01)	byte 11	bit 0 <sup>2)</sup>
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 17	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 2	bit 7	byte 16	bit 0	byte 18	bit 0	byte 12	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 19	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 3	bit 7	byte 17	bit 0	byte 20	bit 0	byte 13	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 21	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7
Byte 4	bit 7	byte 18	bit 0	byte 22	bit 0	byte 14	bit 0
	6		1		1		1
	5		2		2		2
	4		3		3		3
	3		4	byte 23	bit 0		4
	2		5		1		5
	1		6		2		6
	0		7		3		7

<sup>1)</sup> Message bit numbers according to EBU specification of PDC system.

<sup>2)</sup> Transmission bit number

# Order of Data Output on the $I^2\text{C-Bus}$ and Bit Allocation of the 3 Different Operating Modes (cont'd)

I <sup>2</sup> C-Bus	<u> </u>		PDC Packet 8/30			VPS Mode	
		Format 1		Format 2			
Byte 5	bit 7 6 5 4 3 2	byte 19	bit 0 1 2 3 4 5	byte 14	bit 0 1 2 3 bit 0	byte 5	bit 0 1 2 3 4 5
	1 0		6 7		2		6 7
Byte 6	bit 7 6 5 4 3 2 1	byte 20	bit 0 1 2 3 4 5 6 7	byte 24	bit 0 1 2 3 bit 0 1 2 3	byte 15	bit 0 1 2 3 4 5 6 7
Byte 7	bit 7 6 5 4 3 2 1	byte 21	bit 0 1 2 3 4 5 6 7	- set to "1" - set to "1" - set to "1" - set to "1"	bit 0 1 2 3	- set to "1"	
Byte 8	bit7 6 5 4 3 2 1	byte 13	bit 0 1 2 3 4 5 6 7				
Byte 9	bit7 6 5 4 3 2 1	byte 14	bit 0 1 2 3 4 5 6 7				

I <sup>2</sup> C-Bus			PDC Pa	cket 8/30	VPS Mode
		Format 1		Format 2	
Byte 10	bit7	byte 22	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 11	bit7	byte 23	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 12	bit7	byte 24	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		
Byte 13	bit7	byte 25	bit 0		
	6		1		
	5		2		
	4		3		
	3		4		
	2		5		
	1		6		
	0		7		

### Order of Data Output on the I<sup>2</sup>C-Bus and Bit Allocation for the Header Time Mode

	I <sup>2</sup> C-Bus		Header Tin	ne Mode	
t	Byte 1	bit 7	byte 38	bit 0 <sup>2)</sup>	
		6		1	
		5		2	
$\forall$		4		3	
•		3		4	
		2		5	
		1		6	
		0		7	
	Byte 2	bit 7	byte 39	bit 0	
		6		1	
		5		2	
		4		3	
		3		4	
		2		5	
		1		6	
		0		7	
	Byte 3	bit 7	byte 40	bit 0	
		6		1	
		5		2	
		4		3	
		3		4	
		2		5	
		1		6	
		0		7	
	Byte 4	bit 7	byte 41	bit 0	
		6		1	
		5		2	
		4		3	
		3		4	
		2		5	
		1		6	
		0		7	

<sup>1)</sup> Message bit numbers according to EBU specification of PDC system.

<sup>2)</sup> Transmission bit number.

# Order of Data Output on the $\mathbf{I}^2\text{C-Bus}$ and Bit Allocation for the Header Time Mode (cont'd)

I <sup>2</sup> C-B	Bus	Header Time Mode
Byte	5 bit 7	byte 42 bit 0 <sup>2)</sup>
	6	1
	5	2
7	4	3
/	3	4
	2	5
	1	6
	0	7
Byte		byte 43 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte	7 bit 7	byte 44 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7
Byte	8 bit 7	byte 45 bit 0
	6	1
	5	2
	4	3
	3	4
	2	5
	1	6
	0	7

<sup>1)</sup> Message bit numbers according to EBU specification of PDC system.

<sup>2)</sup> Transmission bit number

### **Description of DAVN and EHB Outputs**

DAVN (Data Valid active low)

EHB (First Field active high)

Signal Output	VPS Mode	PDC Mode					
		8/30/2 Mode	Header Time				
DAVN	,		•				
H/L-transition	in line 16 when valid	in the line carrying	in the line carrying	in the line carrying			
(set low)	VPS data is received	valid 8/30/2 data	valid 8/30/1 data	valid header row X/0 data			
L/H-transition	at the start of at the beginning of the n						
(set high)							
always set high		r accesses when n order to gener					
ЕНВ	.l						
L/H-transition	at the beginning	t the beginning of the first field					
H/L-transition	at the beginning	at the beginning of the second field					

In test mode (i.e. TI = high), both DAVN and EHB are controlled by the CS0 pin and reproduce the state of the CS0 input.

#### **Electrical Characteristics**

### **Absolute Maximum Ratings**

 $T_{\rm A}$  = 25 °C

Parameter	Symbol		Limit Val	Unit	Test	
		min.	typ.	max.		Condition
Ambient temperature	$T_{A}$	0		70	°C	in operation
Storage temperature	$T_{stg}$	- 40		125	°C	by storage
Total power dissipation	$P_{tot}$			300	mW	
Power dissipation per output	$P_{DQ}$			10	mW	
Input voltage	$V_{IM}$	- 0.3		6	V	
Supply voltage	$V_{ extsf{DD}}$	- 0.3		6	V	
Thermal resistance	$R_{th\;SU}$			80	K/W	

### **Operating Range**

Supply voltage	$V_{ extsf{DD}}$	4.5	5	5.5	V	
Supply current	$I_{ extsf{DD}}$		5	15	mA	
Ambient temperature range	$T_{A}$	0		70	°C	

### **Characteristics**

 $T_{\rm A}$  = 25 °C

Parameter	Symbol	I	_imit Va	Unit	Test	
		min. typ.		max.	]	Condition
Input Signals SDA, SC	L, CS0					
H-input voltage	$V_{IH}$	$0.7 \times V_{ m DD}$		$V_{DD}$	V	
L-input voltage	$V_{IL}$	0		$0.3  imes V_{ extsf{DD}}$	V	
Input capacitance	$C_{I}$			10	pF	
Input current	$I_{IM}$			10	μΑ	
Input Signal TI						
H-input voltage	$V_{IH}$	$0.9 \times V_{ extsf{DD}}$		$V_{DD}$	V	

L-input voltage

Input current

Input capacitance

0

V

рF

μΑ

 $\text{0.1} \times V_{\text{DD}}$ 

10


10

 $V_{\mathsf{IL}}$ 

 $C_{\mathsf{I}}$ 

 $I_{\mathsf{IM}}$ 


Parameter	Symbol		Limit Valu	Unit	Test		
		min.	. typ. m			Condition	
Input Signals CVBS (pos. Video, neg. Sync)							
Video input signal level	$V_{ extsf{CVBS}}$	0.7	1.0	2.0	V		
Synchron signal amplitude	$V_{ extsf{SYNC}}$	0.15	0.3	1.0	V		
Data amplitude	$V_{DAT}$	0.25	0.5	1.0	V		
Coupling capacitor	$C_{C}$		33		nF		
H-input current	$I_{IH}$			10	μΑ	V <sub>I</sub> = 5 V	
L-input current	$I_{IL}$	- 1000	- 400	- 100	μΑ	$V_{\rm I}$ = 0 V	
Source impedance	$R_{S}$			250	Ω		
Leakage resistance at coupling capacitor	$R_{C}$	0.91	1	1.2	ΜΩ		
Output Signals DAVN, EHB	$V_{ m QH}$	$V_{ m DD}$ $-$ 0.5			V	$I_{\rm Q} = -100\mathrm{J}$	
<u> </u>						<u> </u>	
L-output voltage	$V_{QL}$			0.4	V	$I_{\rm Q}$ = 1.6 mA	
Output Signals SDA (Open	-Drain-Stag	ge)		0.4	V		
Output Signals SDA (Open- L-output voltage		ge)				$I_{\rm Q}$ = 1.6 mA	
Output Signals SDA (Open- L-output voltage Permissible output voltage PLL-Loop Filter Componen	-Drain-Stag $V_{ m QL}$ ts (see app		1	0.4	V		
Output Signals SDA (Open- L-output voltage Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2	-Drain-Stag $V_{ m QL}$ ts (see app		cuit) 6.8 1200	0.4	V		
L-output voltage  Output Signals SDA (Open- L-output voltage  Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2  Resistance at VCO1  Attenuation resistance	-Drain-Stag $V_{ m QL}$ ts (see app $R_1$		6.8	0.4	V V		
Output Signals SDA (Open- L-output voltage Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2 Resistance at VCO1  Attenuation resistance	-Drain-Stag $V_{\mathrm{QL}}$ ts (see app $R_1$ $R_2$ $R_3$		6.8	0.4	V V kΩ kΩ		
Output Signals SDA (Open- L-output voltage Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2 Resistance at VCO1 Attenuation resistance Resistance at PD2/VCO2	-Drain-Stag $V_{\mathrm{QL}}$ ts (see app $R_1$ $R_2$ $R_3$ $R_5$		6.8 1200 6.8	0.4	V V kΩ kΩ		
Output Signals SDA (Open- L-output voltage Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2 Resistance at VCO1 Attenuation resistance Resistance at PD2/VCO2 Integration capacitor	-Drain-Stag $V_{\text{QL}}$ $\text{ts (see app}$ $R_1$ $R_2$ $R_3$ $R_5$ $C_1$		6.8 1200 6.8 1200 2.2	0.4	V V kΩ kΩ kΩ nF		
Output Signals SDA (Open- L-output voltage Permissible output voltage  PLL-Loop Filter Component Resistance at PD2/VCO2 Resistance at VCO1	-Drain-Stag $V_{\mathrm{QL}}$ ts (see app $R_1$ $R_2$ $R_3$ $R_5$ $C_1$ $C_3$		6.8 1200 6.8 1200	0.4	V V kΩ kΩ kΩ		




I<sup>2</sup>C-Bus Timing

Parameter	Symbol	Limi	Values max. 100	Unit
		min.	max.	
Clock frequency	$f_{ t SCL}$	0	100	kHz
Inactive time prior to new transmission start-up	$t_{BUF}$	4.7		μs
Hold time during start condition	t <sub>HD;STA</sub>	4.0		μs
Low-period of clock	$t_{LOW}$	4.7		μs
High-period of clock	$t_{HIGH}$	4.0		μs
Set-up time for data	$t_{SU;DAT}$	250		ns
Rise time for SDA and SCL signal	t <sub>TLH</sub>		1	μs
Fall time for SDA and SCL signal	$t_{THL}$		300	ns
Set-up time for SCL clock during stop condition	$t_{ m SU;STO}$	4.7		μs

All values referred to  $V_{\rm IH}$  and  $V_{\rm IL}$  levels.




### PDC/VPS-Receiver





I<sup>2</sup>C-Bus Signals During Write Operations






I<sup>2</sup>C-Bus Signals During Read Operations





Position of Teletext and VPS Data Lines within the Vertical Blanking Interval (shown for first field)



**Definition of Voltage Levels for VPS Data Line** 


#### **BDSP 8/30 Format 1 Bit Allocation**

13	Byte No.	Bit N	lo.							Contents
Network Identification 2. Byte  Weight Weight Sign  Time Offset Code    2-2   2-1   20   21   22   23   0		0	1	2	3	4	5	6	7	
Network Identification 2. Byte  Weight Weight Sign  Time Offset Code    2-2   2-1   20   21   22   23   0										
Weight	13									Network Identification 1. Byte
2-2 2-1 20 21 22 23 0 1  MJD Digit	14									Network Identification 2. Byte
MJD Digit Weight 10 <sup>4</sup> 1 1 1 1  MJD Digit Weight 10 <sup>2</sup> Modified Julian Date (MJD) 1. Byte  Modified Julian Date (MJD) 1. Byte  Modified Julian Date 2. Byte  Modified Julian Date 2. Byte  Modified Julian Date 3. Byte  Modified Julian Date 4. Byte 4. Byt	15	Weig	ght		Weig	ght		Sign		Time Offset Code
Weight 10 <sup>4</sup> MJD Digit Weight 10 <sup>2</sup> MJD Digit Weight 10 <sup>3</sup> MJD Digit Weight 10 <sup>0</sup> MJD Digit Modified Julian Date  Byte Modified Julian Date  Modified Julian Date (MJD)  Modified Julian Date  Line 19  Modified Julian Date  Universal Time Coordinated  Universal Time Coordinated  Line 19  Modifie		2-2	2 -1	20	21	<b>2</b> <sup>2</sup>	23			
Weight 10 <sup>2</sup> Weight 10 <sup>3</sup> 2. Byte  MJD Digit MJD Digit Modified Julian Date (MJD)  Weight 10 <sup>0</sup> Weight 10 <sup>1</sup> 3. Byte  UTC Hours UTC Hours Universal Time Coordinated (UTC)  Units Tens 1. Byte  UTC Minutes UTC Minutes Universal Time Coordinated  Units Tens 2. Byte  UTC Seconds UTC Seconds Universal Time Coordinated	16		Ū	4	1	1	1	1	1	, ,
MJD Digit MJD Digit Modified Julian Date (MJD) Weight 10° Weight 10¹ 3. Byte  UTC Hours UTC Hours Universal Time Coordinated (UTC) Units Tens 1. Byte  UTC Minutes UTC Minutes Universal Time Coordinated Units Tens 2. Byte  UTC Seconds UTC Seconds Universal Time Coordinated	17	MJD	Digit			MJD	Digit			Modified Julian Date
Weight 10° Weight 10¹ 3. Byte  UTC Hours UTC Hours Universal Time Coordinated (UTC) Units Tens 1. Byte  UTC Minutes UTC Minutes Universal Time Coordinated Units Tens 2. Byte  UTC Seconds UTC Seconds Universal Time Coordinated		Weig	ght 10	2		Weig	ght 10	<b>)</b> 3		2. Byte
19 UTC Hours UTC Hours Universal Time Coordinated (UTC) Units Tens 1. Byte  UTC Minutes UTC Minutes Universal Time Coordinated Units Tens 2. Byte  UTC Seconds UTC Seconds Universal Time Coordinated	18	MJD	Digit			MJD	Digit			Modified Julian Date (MJD)
Units Tens 1. Byte UTC Minutes UTC Minutes Universal Time Coordinated Units Tens 2. Byte UTC Seconds UTC Seconds Universal Time Coordinated		Weig	ght 10	0		Weig	ght 10	)1		3. Byte
20 UTC Minutes UTC Minutes Universal Time Coordinated 2. Byte 21 UTC Seconds UTC Seconds Universal Time Coordinated	19	UTC	Hour	s		UTC	Hour	s		Universal Time Coordinated (UTC)
Units Tens 2. Byte UTC Seconds UTC Seconds Universal Time Coordinated		Units	3			Tens	3			1. Byte
21 UTC Seconds UTC Seconds Universal Time Coordinated	20	UTC	Minu	tes		UTC	Minu	ites		Universal Time Coordinated
		Units	3			Tens	3			2. Byte
Units Tens 3. Byte	21			nds				onds		
		Units	8			Tens	3			1
Short Program Label 1. Byte	22									Short Program Label 1. Byte
23 Short Program Label 2. Byte	23									Short Program Label 2. Byte
24 Short Program Label 3. Byte	24									Short Program Label 3. Byte
25 Short Program Label 4. Byte	25									Short Program Label 4. Byte

This corresponds to the coding adopted in CCIR teletext system B BDSP 8/30 format 1.

NB: The received bytes are output on the I<sup>2</sup>C-Bus in a transparent way, i.e., on a bit-first-in-first-out basis. No bit manipulation is performed on the chip in this operating mode.

Concerning bytes no. 16 through 21: When evaluating the numbers, note that each 4-bit-digit has been incremented by one prior to transmission, and the least significant bits are transmitted first.



Structure of the Teletext Data Packet 8/30 Format 2

#### **BDSP 8/30 Format 2 Bit Allocation**

The four message bits of byte 13 are used as follows:

```
byte 13 bit 0-LCI b<sub>1</sub> ) label channel identifier 1-LCI b<sub>2</sub> ) 2-LUF label update flag 3- reserved but as yet undefined
```

The message bits of bytes 14-25 are used in a way similar to the coding of the label in the dedicated television line as follows:

```
byte 14 bit 0 PCS b_1 )
                                                         byte 20 bit 0 PIL
                               status of
                                                                               b_{15} )
            1 PCS b<sub>2</sub> )
                               analogue sound
                                                                       1 PIL
                                                                               b_{16})
                                                                      2 PIL
                                                                               b_{17} )
                                                                                         minute
            2
                                                                               b_{18} )
                               reserved but yet
                                                                      3 PIL
                           )
            3
                               undefined
                                                         byte 21 bit 0 PIL
                                                                               b_{19} )
                                                                      1 PIL
                                                                               b_{20} )
byte 15 bit 0 CNI
            1 CNI
                      b_2
                               country
                                                                      2 CNI b<sub>5</sub> )
            2 CNI b<sub>3</sub> )
                                                                      3 \text{ CNI} \text{ b}_6
                                                                                         country
            3 CNI
                                                         byte 22 bit 0 CNI b_7 )
                     b_4 )
                                                                       1 CNI b<sub>8</sub> )
                               network (or
byte 16 bit 0 CNI b<sub>9</sub> )
            1 CNI
                               program provider)
                                                                      2 CNI b<sub>11</sub> )
                     b_{10} )
                                                                      3 CNI b<sub>12</sub> )
                                                         byte 23 bit 0 CNI b_{13})
            2 PIL
                      b_1
                                                                                         network (or
                                                                       1 CNI b<sub>14</sub> )
            3 PIL
                      b_2
                                                                                         program
                                                                      2 CNI b<sub>15</sub> )
byte 17 bit 0 PIL
                      b_3 )
                               day
                                                                                         provider)
            1 PIL
                                                                      3 CNI b<sub>16</sub> )
                      b_4 )
            2 PIL
                     b_5
                                                         byte 24 bit 0 PTY b_1 )
            3 PIL
                      b<sub>6</sub> )
                                                                       1 \text{ PTY } b_2
byte 18 bit 0 PIL
                                                                      2 PTY b_3)
                      b_7 )
                               month
            1 PIL
                      b_8 )
                                                                      3 PTY b_4
                                                                                         program
            2 PIL
                      b_9 )
                                                         byte 25 bit 0 PTY b_5 )
                                                                                         type
                                                                       1 PTY b<sub>6</sub> )
                                                                      2 PTY b_7
            3 PIL
                      b_{10} )
                      b_{11} )
byte 19 bit 0 PIL
                                                                      3 PTY b_8
            1 PIL
                      b_{12} )
                               hour
            2 PIL
                      b_{13} )
            3 PIL
                      b_{14} )
```

### Data Format of the Program Delivery Data in the Dedicated TV Line

<b>▲</b>		15	2 3 4 5 6 7 8 1 2 3 4 5 6 7 1	Program type binary	Α	ΑΑ	Α	ΑΑ	Α	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Time -		14	11 12 13 14 15 16 1 2 3 4 5 6 7 0 M L M	Network or program provider binary	<b>V</b>	Z	Z	V	Z	Z
			5 6 7 8 6 7 0 1 8 M	Country binary	Z	z	z	z	z	z
		13	10 11 12 13 14 15 16 17 18 19 20 3 4 5 6 7 0 1 2 3 4 5 M L M L	Minute binary	1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1	Ь	d
PIL		12	2 3 4 5 6 7 L M L	Hour binary	1 1 1 1 1	1 1 1 1 0	1 1 1 0 1	1 1 1 0 0		
			5 6 7 8 L M	Month	0 1 1	1 1 1	1 1 1	1 1 1		
NO	<b></b>	11	101234 1234 15345	Net. Day or binary prog. bin.	0 0 0 N	0 0 0 0	0 0 0 0	0 0 0 0	<u>a</u>	<u>ح</u>
ō	<b>L</b>	6 to 10	<b>б</b> О	Not relevant to PDC	Z	z	z	z	z	z
SO	{ 	5	3 4 5 6 7 M	Reserved for enhancement of VPS	Z :: Z	Z	z : z	z : : z	1 1 1 1	z : : z
PCS	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	3 & 4	1 2 3 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	Bits b <sub>1</sub> and od to Moderate of the policy o	Timer control code	Record inhibit/term. N N	Interruption code	Continuation code	Unenhanced VPS	PTY not in use
		2		x Start	F	ď	드	ŭ	ĵ	<u> </u>
Parameter →		Byte No. →	Parameter bits $b_{j_1}I = \rightarrow$ Transmission bit No. $\rightarrow$	Content → Clock run-in		00000 C	values for	receiver control	(service codes)	

Abbreviations: CNI = Country and Network Identification PCS = Program Control Status
PIL = Program Identification Label
PTY = Program Type

M = Most-significant bitL = Least-significant bit

A = Bit value is that of the current PTY code
N = Bit value is that of the current CNI code
P = Bit value is that of the current PIL code