

3 Ω , 4-/8-Channel Multiplexers in Chip Scale Package

ADG758/ADG759

FEATURES

1.8 V to 5.5 V Single Supply
±2.5 V Dual Supply
3 Ω On Resistance
0.75 Ω On-Resistance Flatness
100 pA Leakage Currents
14 ns Switching Times
Single 8-to-1 Multiplexer ADG758
Differential 4-to-1 Multiplexer ADG759
20-Lead 4 mm × 4 mm Chip Scale Package
Low Power Consumption
TTL/CMOS-Compatible Inputs
For Functionally Equivalent Devices in 16-Lead TSSOP
Package, See ADG708/ADG709

APPLICATIONS

Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

GENERAL DESCRIPTION


The ADG758 and ADG759 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels respectively. The ADG758 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG759 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low power consumption and operating supply range of 1.8 V to 5.5 V make the ADG758 and ADG759 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on-resistance and leakage currents. On-resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either Multiplexers or Demultiplexers, and have an input signal range that extends to the supplies.

The ADG758 and ADG759 are available in 20-lead chip scale packages.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG758 and ADG759 are fully specified and guaranteed with 3 V and 5 V single supply and ±2.5 V dual supply rails.
- 3. Low R_{ON} (3 Ω Typical).
- 4. Low Power Consumption (<0.01 μ W).
- 5. Guaranteed Break-Before-Make Switching Action.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$ADG758/ADG759 — SPECIFICATIONS^1 \ (v_{DD} = 5 \ v \ \pm \ 10\%, \ v_{SS} = 0 \ v, \ \text{GND} = 0 \ v, \ \text{unless otherwise noted.})$

| | B Version | | | | |
|---|-------------------------|------------------------|---------------------------|--|--|
| Parameter | -40°C +25°C to +85°C | | Unit | Test Conditions/Comments | |
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | 0 V to V _{DD} | v | | |
| On-Resistance (R _{ON}) | 3 | O V to VDD | ν Ω typ | $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ | |
| On-Resistance (R _{ON}) | 4.5 | 5 | Ω max | Test Circuit 1 | |
| On-Resistance Match Between | 4.5 | 0.4 | | Test Circuit I | |
| | | 0.4 | Ω typ Ω max | $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$ | |
| Channels (ΔR_{ON}) On-Resistance Flatness ($R_{FLAT(ON)}$) | 0.75 | 0.6 | | | |
| On-Resistance Flatness (RFLAT(ON)) | 0.75 | 1.2 | Ω typ Ω max | $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$ | |
| LEAKAGE CURRENTS | | | | V _{DD} = 5.5 V | |
| Source OFF Leakage I _S (OFF) | ±0.01 | | nA typ | $V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$ | |
| bource off Boundge is (off) | ±0.1 | ±0.3 | nA max | Test Circuit 2 | |
| Drain OFF Leakage I _D (OFF) | ±0.01 | _0.5 | nA typ | $V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$ | |
| Diam of Leanage in (off) | ±0.1 | ±0.75 | nA max | Test Circuit 3 | |
| Channel ON Leakage I _D , I _S (ON) | ±0.01 | 20.75 | nA typ | $V_D = V_S = 1 \text{ V}$, or 4.5 V, Test Circuit | |
| Chamier CTV Deakage 15, 15 (CTV) | ±0.1 | ±0.75 | nA max | v _D v _S 1 v, or 1.5 v, rest effective | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | 2.4 | V min | | |
| Input Low Voltage, V _{INL} | | 0.8 | V max | | |
| Input Current | | | | | |
| I _{INL} or I _{INH} | 0.005 | | μA typ | $V_{IN} = V_{INL}$ or V_{INH} | |
| INL INII | | ±0.1 | μA max | IN IND INI | |
| C _{IN} , Digital Input Capacitance | 2 | | pF typ | | |
| DYNAMIC CHARACTERISTICS ² | | | | | |
| t _{TRANSITION} | 14 | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit | |
| | | 25 | ns max | $V_{S1} = 3 \text{ V}/0 \text{ V}, V_{S8} = 0 \text{ V}/3 \text{ V}$ | |
| Break-Before-Make Time Delay, t _D | 8 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| | | 1 | ns min | $V_S = 3 V$, Test Circuit 6 | |
| $t_{ON}(EN)$ | 14 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| | | 25 | ns max | $V_S = 3 V$, Test Circuit 7 | |
| $t_{OFF}(EN)$ | 7 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| | | 12 | ns max | $V_S = 3 V$, Test Circuit 7 | |
| Charge Injection | ±3 | | pC typ | $V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8 | |
| Off Isolation | -60 | | dB typ | $R_{L} = 50 \Omega, C_{L} = 5 pF, f = 10 MHz$ | |
| | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 9 | |
| Channel-to-Channel Crosstalk | -60 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ | |
| Chamier-to-Chamier Grosstaik | -80 -80 | | dB typ | $R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$ | |
| -3 dB Bandwidth | 55 | | MHz typ | Test Circuit 10 $R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 11 | |
| C _S (OFF) | 13 | | | f = 1 MHz | |
| $C_S(OFF)$ $C_D(OFF)$ | 15 | | pF typ | 1 - 1 1/1112 | |
| ADG758 | 85 | | nE tun | f = 1 MHz | |
| ADG756 ADG759 | 42 | | pF typ | f = 1 MHz | |
| | 42 | | pF typ | 1 – 1 1/11/12 | |
| $C_D, C_S (ON)$ ADG758 | 06 | | nE tron | f = 1 MU ₂ | |
| ADG758 ADG759 | 96 48 | | pF typ pF typ | f = 1 MHz f = 1 MHz | |
| POWER REQUIREMENTS | 10 | | FJF | $V_{DD} = 5.5 \text{ V}$ | |
| TOWER REQUIREMENTS | 0.001 | | μA typ | $V_{DD} = 5.5 \text{ V}$ Digital Inputs = 0 V or 5.5 V | |
| I_{DD} | | | | | |

NOTES

Specifications subject to change without notice.

-2- REV. 0

¹Temperature range is as follows: B Version: −40°C to +85°C.

²Guaranteed by design, not subject to production test.

$\label{eq:continuous} \textbf{SPECIFICATIONS}^{1} \ \, (\textbf{V}_{\text{DD}} = \textbf{3} \ \textbf{V} \ \pm \ \textbf{10\%}, \ \textbf{V}_{\text{SS}} = \textbf{0} \ \textbf{V}, \ \textbf{GND} = \textbf{0} \ \textbf{V}, \ \textbf{unless otherwise noted.})$

| | B Version | | | | |
|--|-----------|--|---------|---|--|
| Parameter | +25°C | -40°C to +85°C | Unit | Test Conditions/Comments | |
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | $0~\mathrm{V}$ to V_{DD} | V | | |
| On-Resistance (R _{ON}) | 8 | 22 | Ω typ | $V_S = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ | |
| . 017 | 11 | 12 | Ω max | Test Circuit 1 | |
| On-Resistance Match Between | | 0.4 | Ω typ | $V_S = 0 \text{ V to } V_{DD}$, $I_{DS} = 10 \text{ mA}$ | |
| Channels (ΔR_{ON}) | | 1.2 | Ω max | 5 527 25 | |
| LEAKAGE CURRENTS | | | | $V_{\rm DD} = 3.3 \text{ V}$ | |
| Source OFF Leakage I _S (OFF) | ±0.01 | | nA typ | $V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$ | |
| | ±0.1 | ± 0.3 | nA max | Test Circuit 2 | |
| Drain OFF Leakage I _D (OFF) | ±0.01 | | nA typ | $V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V};$ | |
| 9 - , , | ±0.1 | ± 0.75 | nA max | Test Circuit 3 | |
| Channel ON Leakage ID, IS (ON) | ±0.01 | | nA typ | $V_S = V_D = 1 \text{ V or } 3 \text{ V, Test Circuit } 4$ | |
| | ±0.1 | ± 0.75 | nA max | | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | 2.0 | V min | | |
| Input Low Voltage, V _{INL} | | 0.8 | V max | | |
| Input Current | | | | | |
| I _{INL} or I _{INH} | 0.005 | | μA typ | $V_{IN} = V_{INI}$ or V_{INH} | |
| | | ± 0.1 | μA max | III III | |
| C _{IN} , Digital Input Capacitance | 2 | | pF typ | | |
| DYNAMIC CHARACTERISTICS ² | | | | | |
| t _{TRANSITION} | 18 | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5 | |
| TRANSPITOR . | | 30 | ns max | $V_{S1} = 2 \text{ V/0 V}, V_{S2} = 0 \text{ V/2 V}$ | |
| Break-Before-Make Time Delay, t _D | 8 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| ,, <u>,</u> | | 1 | ns min | $V_S = 2 \text{ V}$, Test Circuit 6 | |
| $t_{ON}(EN)$ | 18 | | ns typ | $R_{L} = 300 \Omega, C_{L} = 35 pF$ | |
| | | 30 | ns max | $V_S = 2 V$, Test Circuit 7 | |
| $t_{OFF}(EN)$ | 8 | | ns typ | $R_{L} = 300 \Omega, C_{L} = 35 pF$ | |
| | | 15 | ns max | $V_S = 2 V$, Test Circuit 7 | |
| Charge Injection | ±3 | | pC typ | $V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ | |
| | | | | Test Circuit 8 | |
| Off Isolation | -60 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ | |
| | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 9 | |
| Channel-to-Channel Crosstalk | -60 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ | |
| Chamier to Chamier Grosstank | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 10 | |
| -3 dB Bandwidth | 55 | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 11 | |
| $C_{\rm S}$ (OFF) | 13 | | pF typ | f = 1 MHz | |
| $C_{\rm D}$ (OFF) | | | FJF | | |
| ADG758 | 85 | | pF typ | f = 1 MHz | |
| ADG759 | 42 | | pF typ | f = 1 MHz | |
| $C_D, C_S(ON)$ | | | | | |
| ADG758 | 96 | | pF typ | f = 1 MHz | |
| ADG759 | 48 | | pF typ | f = 1 MHz | |
| POWER REQUIREMENTS | | | | $V_{\rm DD} = 3.3 \text{ V}$ | |
| I _{DD} | 0.001 | | μA typ | Digital Inputs = 0 V or 3.3 V | |
| עט | | 1.0 | μA max | J F 2 | |

REV. 0 -3-

¹Temperature ranges are as follows: B Version: −40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG758/ADG759—SPECIFICATIONS¹

DUAL SUPPLY (V_DD = +2.5 \pm 10%, V_SS = -2.5 V \pm 10%, GND = 0 V unless otherwise noted.)

| | B Version | | | | |
|---|------------|----------------------|--------------|---|--|
| Parameter | +25°C | -40°C to +85°C | Unit | Test Conditions/Comments | |
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | V_{SS} to V_{DD} | V | | |
| On-Resistance (R _{ON}) | 2.5 | 133 60 100 | Ω typ | $V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA; | |
| (140) | 4.5 | 5 | Ω max | Test Circuit 1 | |
| On-Resistance Match Between | | 0.4 | Ω typ | | |
| Channels (ΔR_{ON}) | | 0.8 | Ω max | $V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA | |
| On-Resistance Flatness (R _{FLAT(ON)}) | 0.6 | | Ω typ | $V_S = V_{SS}$ to V_{DD} , $I_{DS} = 10$ mA | |
| | | 1.0 | Ω max | | |
| LEAKAGE CURRENTS | | | | $V_{DD} = +2.75 \text{ V}, V_{SS} = -2.75 \text{ V}$ | |
| Source OFF Leakage I _S (OFF) | ±0.01 | | nA typ | $V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$ | |
| | ±0.1 | ± 0.3 | nA max | Test Circuit 2 | |
| Drain OFF Leakage I _D (OFF) | ±0.01 | | nA typ | $V_S = +2.25 \text{ V/}-1.25 \text{ V}, V_D = -1.25 \text{ V/}+2.25 \text{ V};$ | |
| | ±0.1 | ± 0.75 | nA max | Test Circuit 3 | |
| Channel ON Leakage I_D , I_S (ON) | ± 0.01 | | nA typ | $V_S = V_D = +2.25 \text{ V/}-1.25 \text{ V}$, Test Circuit 4 | |
| | ±0.1 | ±0.75 | nA max | | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | 1.7 | V min | | |
| Input Low Voltage, V _{INL} | | 0.7 | V max | | |
| Input Current | 2 2 2 5 | | | | |
| ${ m I}_{ m INL}$ or ${ m I}_{ m INH}$ | 0.005 | 101 | μA typ | $V_{IN} = V_{INL}$ or V_{INH} | |
| C. Diving C. in | | ± 0.1 | μA max | | |
| C _{IN} , Digital Input Capacitance | 2 | | pF typ | | |
| DYNAMIC CHARACTERISTICS ² | | | | | |
| t _{TRANSITION} | 14 | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$, Test Circuit 5 | |
| | | 25 | ns max | $V_S = 1.5 \text{ V/0 V}$, Test Circuit 5 | |
| Break-Before-Make Time Delay, t _D | 8 | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| | | 1 | ns min | $V_S = 1.5 \text{ V}$, Test Circuit 6 | |
| $t_{ON}(EN)$ | 14 | 2.5 | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ | |
| (END) | | 25 | ns max | $V_S = 1.5 \text{ V}$, Test Circuit 7 | |
| $t_{OFF}(EN)$ | 8 | 15 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ | |
| Change Injection | ±3 | 15 | ns max | $V_S = 1.5 \text{ V}$, Test Circuit 7 | |
| Charge Injection | ±3 | | pC typ | $V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8 | |
| Off Isolation | -60 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ | |
| On isolation | -80 | | dB typ | $R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; | |
| | | | ub typ | Test Circuit 9 | |
| Channel-to-Channel Crosstalk | -60 | | dB typ | $R_{L} = 50 \Omega, C_{L} = 5 \text{ pF, f} = 10 \text{ MHz}$ | |
| | -80 | | dB typ | $R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$ | |
| | | | 31 | Test Circuit 10 | |
| −3 dB Bandwidth | 55 | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 11 | |
| C_{S} (OFF) | 13 | | pF typ | f = 1 MHz | |
| C_D (OFF) | | | | | |
| ADG758 | 85 | | pF typ | f = 1 MHz | |
| ADG759 | 42 | | pF typ | f = 1 MHz | |
| $C_D, C_S(ON)$ | | | | | |
| ADG758 | 96 | | pF typ | f = 1 MHz | |
| ADG759 | 48 | | pF typ | f = 1 MHz | |
| POWER REQUIREMENTS | | | | $V_{\mathrm{DD}} = 2.75 \mathrm{V}$ | |
| I_{DD} | 0.001 | | μA typ | Digital Inputs = 0 V or 2.75 V | |
| | | 1.0 | μA max | | |
| I_{SS} | 0.001 | | μA typ | $V_{SS} = -2.75 \text{ V}$ | |
| | | 1.0 | μA max | Digital Inputs = 0 V or 2.75 V | |

-4-

NOTES

¹Temperature range is as follow: B Version: −40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

| $(T_{\bullet}$ | = | 25°C | unless | otherwise | noted) | ١ |
|----------------|---|------|--------|------------|--------|---|
| (I A | _ | 4) C | umess | OHIEL WISE | noteu | , |

| 7 V |
|--|
| 0.3 V to +7 V |
| +0.3 V to -3.5 V |
| . $V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ |
| 30 mA, Whichever Occurs First |
| -0.3 V to V_{DD} +0.3 V or |
| 30 mA, Whichever Occurs First |
| 100 mA |
| d at 1 ms, 10% Duty Cycle max) |
| 30 mA |
| |
| 40°C to +85°C |
| $\dots -65^{\circ}$ C to $+150^{\circ}$ C |
| |

| Chip Scale Package, | |
|---------------------------------|-------|
| θ_{JA} Thermal Impedance | 2°C/W |
| Lead Temperature, Soldering | |
| Vapor Phase (60 sec) | 215°C |
| Infrared (15 sec) | 220°C |

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at EN, A, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG758/ADG759 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table I. ADG758 Truth Table

| A2 | A1 | A0 | EN | Switch Condition |
|----|----|----|----|------------------|
| X | X | X | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 6 |
| 1 | 1 | 0 | 1 | 7 |
| 1 | 1 | 1 | 1 | 8 |

X = Don't Care


Table II. ADG759 Truth Table

| A1 | A0 | EN | ON Switch Pair |
|----|----|----|----------------|
| X | X | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |


X = Don't Care

PIN CONFIGURATIONS

CSP



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V_{SS}



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V_{SS}

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
|-----------|-------------------|----------------------------------|----------------|
| ADG758BCP | -40°C to +85°C | 20-Lead Chip Scale Package (CSP) | CP-20 |
| ADG759BCP | -40°C to +85°C | 20-Lead Chip Scale Package (CSP) | CP-20 |

REV. 0 _5_

TERMINOLOGY

 V_{DD} Most positive power supply potential. V_{SS} Most negative power supply in a dual supply application. In single supply applications, this should be tied to ground at the device. **GND** Ground (0 V) Reference. S Source Terminal. May be an input or output. D Drain Terminal. May be an input or output. IN Logic Control Input. Ohmic resistance between D and S. R_{ON} $R_{FLAT\left(ON\right)}$ Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range. I_S (OFF) Source leakage current with the switch "OFF." I_D (OFF) Drain leakage current with the switch "OFF." $I_D, I_S (ON)$ Channel leakage current with the switch "ON." $V_D(V_S)$ Analog voltage on terminals D, S. C_S (OFF) "OFF" switch source capacitance. Measured with reference to ground. "OFF" switch drain capacitance. Measured with reference to ground. C_D (OFF) "ON" switch capacitance. Measured with reference to ground. $C_D, C_S(ON)$ Digital Input Capacitance. C_{IN} Delay time measured between the 50% and 90% points of the digital inputs and the switch "ON" condition when **t**TRANSITION switching from one address state to another. Delay time between the 50% and 90% points of the EN digital input and the switch "ON" condition. t_{ON} (EN) Delay time between the 50% and 90% points of the EN digital input and the switch "OFF" condition. toff (EN) "OFF" time measured between the 80% points of both switches when switching from one address state to another. topen Off Isolation A measure of unwanted signal coupling through an "OFF" switch. Crosstalk A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance. Charge A measure of the glitch impulse transferred from the digital input to the analog output during switching. Injection

On Response The frequency response of the "ON" switch.


On Loss The loss due to the ON resistance of the switch.

 V_{INL} Maximum input voltage for Logic "0." Minimum input voltage for Logic "1." V_{INH} $I_{INL}(I_{INH})$ Input current of the digital input.


Positive Supply Current. I_{DD} I_{SS} Negative Supply Current.

> REV. 0 -6-


Typical Performance Characteristics—ADG758/ADG759




TPC 1. On Resistance as a Function of $V_D\left(V_S\right)$ for Single Supply




TPC 2. On Resistance as a Function of V_D (V_S) for Dual Supply




TPC 3. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply



TPC 4. On Resistance as a Function of V_D (V_S) for Different Temperatures, Single Supply




TPC 5. On Resistance as a Function of V_D (V_S) for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of V_D (V_S)


REV. 0 -7-




TPC 7. Leakage Currents as a Function of V_D (V_S)




TPC 8. Leakage Currents as a Function of V_D (V_S)




TPC 9. Leakage Currents as a Function of Temperature



TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Supply Current vs. Input Switching Frequency




TPC 12. Off Isolation vs. Frequency


8 REV. 0



TPC 13. Crosstalk vs. Frequency




TPC 14. On Response vs. Frequency




TPC 15. Charge Injection vs. Source Voltage

REV. 0 _9_


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 3. I_D (OFF)




Test Circuit 2. I_S (OFF)



Test Circuit 4. I_D (ON)




Test Circuit 5. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 6. Break-Before-Make Delay, topen


-10- REV. 0



Test Circuit 7. Enable Delay, t_{ON} (EN), t_{OFF} (EN)




Test Circuit 8. Charge Injection




*SIMILAR CONNECTION FOR ADG759

Test Circuit 9. OFF Isolation



Test Circuit 11. Bandwidth



Test Circuit 10. Channel-to-Channel Crosstalk

Power-Supply Sequencing

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. For single supply operation, $V_{\rm SS}$ should be tied to GND as close to the device as possible.

REV. 0 -11-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20-Lead Chip Scale Package (CP-20)

