

INTRODUCTION

As new technology demands high-performance design, the distribution of high-speed clock has become a difficult task for the system designers. TurboClock[™] provides the design engineers with the opportunities to overcome the many challenging issues of clock skew, and clock multiplication and division. The family offers 5V and 3.3V products in 32-pin PLCC and 28-pin QSOP packages:

- QS5991 (5V, TTL outputs in PLCC)
- QS5992 (5V, CMOS outputs in PLCC)
- QS5993 (5V, TTL outputs in QSOP)
- QS5V991 (3.3V, LVTTL outputs in PLCC)
- QS5V993 (3.3V, LVTTL outputs in QSOP)

Both QS5991 and QS5992 are pin-compatible to Cypress CY7B991 and CY7B992, respectively. Figure 1 shows the TurboClock block diagrams for different product variants.

PROGRAMMING THE OUTPUT SKEW

The outputs of TurboClock[™] are organized in four banks of 2 outputs each (nQ1, nQ0). Each output pair is programmed with the corresponding Function/Skew Select (nF1, nF0) inputs. The inputs can be tied High, Low, or left unconnected to Mid level (an internal resistor network will bias the signal level to 0.5Vcc). These 3-level inputs allow a total of nine different output selections. In the datasheet, the Skew Selection Table for Output Pairs (reproduced in the Control Summary Table) shows the list of outputs from each pair when any zero skew output is used as feedback. Note that output pair #1 and #2 share the same output characteristics, and skew adjustment for pair #4 is not available for QS5993 and QS5V993.

The first step in programming is to determine the VCO frequency (FNOM) based on the REF input frequency, and the designed output frequencies. The output pair 1Q and 2Q will always be equal to VCO frequency. When an undivided output is used as feedback, the VCO operates at the same

FIGURE 1: TURBOCLOCK BLOCK DIAGRAMS



PROGRAMMING TURBOCLOCK QS5991, QS5992, QS5993, QS5V991, AND QS5V993

frequency as REF (or FB). If a divide-by-2 or divide-by-4 output is used as feedback, the VCO will operate at two or four times the REF frequency since the PLL will always try to align the frequency and phase of FB with REF. (When the divide-by-2 or divide-by-4 output is used as feedback, the FB is running at one-half or one-fourth the frequency of other outputs. Therefore, the other outputs are actually two or four times the REF frequency.)

The second step is to decide the setting for FS and nF1:0 control inputs based on the VCO frequency and desired output skew. The desired output skew will be a multiple of the Time Unit (tu) calculated from the PLL Programmable Skew Range and Resolution Table.

The flexibility of TurboClock is further enhanced by using a skewed output as feedback. For instance, if feedback is 3Q and $3F_{1:0} = ML(-2tU)$, the 2Q output will have zero skew when $2F_{1:0} = LH(-2tU)$ since the actual output skew at 2Q is calculated from the programmed 2Q output skew (-2tU) minus the feedback skew (-2tU). If $2F_{1:0} = LL$, then the actual output skew at 2Q is -2tU[-4tU-(-2tU)]. The Output Configuration tables show all the possible output configurations (skew adjustment, frequency multiplication/division) with different feedbacks. Tables 1 through 3 hold true for 1Q output configurations if FB is 2Q. The first column in the tables set the skew of the feedback. Each output pair has nine possible output combinations for a given FB(listed immediately on the right-hand side of the FB skew) by setting different levels to Function Select pairs (nF1:0).

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4) ⁽¹⁾
LL	-4tu	Divide by 2	Divide by 2
LM	–3t∪	-6tu	−6t∪
LH	−2t∪	-4tu	−4t∪
ML	-1tu	-2tu	–2tu
MM	Zero Skew	Zero Skew	Zero Skew
МН	1tu	2tu	2tu
HL	2tu	4tu	4tu
HM	3tu	6tu	6tu
HH	4tu	Divide by 4	Inverted

NOTE:

1. Skew (pair #4) is not applicable for QS5993 and QS5V993.

PLL PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

		FS = LOW	FS = MID	FS = HIGH
Time Unit (tu)		1/(44 х Fnom)	1/(26 x Fnom)	1/(16 х Елом)
VCO Frequency (FNOM)	QS5991, QS5992, and QS5993	25 to 35MHz	35 to 60MHz	60 to 100 MHz
	QS5V991 and QS5V993	25 to 35MHz	35 to 60MHz	60 to 85 MHz

OBTAINING MAXIMUM VCO FREQUENCY OPERATION FOR QS5991, QS5992, AND QS5993



Figure 2. Wiring Diagram and Frequency Multiply by two with 3F[1:0] = LL.

Figure 2 demonstrates the QS5991,QS5992, and QS5993 configured for getting max output at 100 MHz. The 3Q0 output is programmed to divide by two and is fed back to FB. This causes the PLL to increase its frequency until 3Q0 and 3Q1 outputs are locked at 50 MHz while 1Qx, 2Qx and 3Qx outputs run at 100 MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 4 for more details.) Note that FS pin is connected to High for fastest frequency output range.



Figure 3. Wiring Diagram and Frequency Multiply by four with 3F[1:0] = HH.

Figure 3 shows the QS5991, QS5992 and QS5993 configured for getting max output at 100 MHz. The 3Q0 output is programmed to divide by four and is fed back to FB. This causes the PLL to increase its frequency until 3Q0 and 3Q1 outputs are locked at 25 MHz while 1Qx, 2Qx and 4Qx outputs run at 100 MHz. The 1Qx, 2Qx and 3Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 5 for more details.) Note that FS pin is connected to High for fastest frequency output range.



Figure 4. Wiring Diagram and Frequency Multiply by two with 4F[1:0] = LL.

Figure 4 illustrates the QS5991 and QS5992 configured for getting max output at 100 MHz. The 4Q0 output is programmed to divide by two and is fed back to FB. This causes the PLL to increase its frequency until 4Q0 and 4Q1 outputs are locked at 50 MHz while 1Qx, 2Qx and 3Qx outputs run at 100 MHz. The 1Qx, 2Qx and 3Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 6 for more details.) Note that FS pin is connected to High for fastest frequency output range.

OBTAINING MAXIMUM VCO FREQUENCY OPERATION FOR QS5V991 AND QS5V993



Figure 5. Wiring Diagram and Frequency Multiply by two with 3F[1:0] = LL.

Figure 5 demonstrates the QS5V991 and QS5V993 configured for getting max output at 85 MHz. The 3Q0 output is programmed to divide by two and is fed back to FB. This causes the PLL to increase its frequency until 3Q0 and 3Q1 outputs are locked at 42.5 MHz while 1Qx, 2Qx and 3Qx outputs run at 85MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 4 for more details.) Note that FS pin is connected to High for fastest frequency output range.



Figure 6. Wiring Diagram and Frequency Multiply by four with 3F[1:0] = HH.

Figure 6 shows the QS5V991 and QS5V993 configured for getting max output at 85 MHz. The 3Q0 output is programmed to divide by four and is fed back to FB. This causes the PLL to increase its frequency until 3Q0 and 3Q1 outputs are locked at 21.25 MHz while 1Qx, 2Qx and 4Qx outputs run at 85 MHz. The 1Qx, 2Qx and 3Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 5 for more details.) Note that FS pin is connected to High for fastest frequency output range.



Figure 7. Wiring Diagram and Frequency Multiply by two with 4F[1:0] = LL.

Figure 7 illustrates the QS5V991 configured for getting max output at 85 MHz. The 4Q0 output is programmed to divide by two and is fed back to FB. This causes the PLL to increase its frequency until 4Q0 and 4Q1 outputs are locked at 42.5 MHz while 1Qx, 2Qx and 3Qx outputs run at 85 MHz. The 1Qx, 2Qx and 3Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 8 for more details.) Note that FS pin is connected to High for fastest frequency output range.

OBTAINING MINIMUM VCO FREQUENCY OPERATION FOR QS5991, QS5992, QS5993, QS5V991, AND QS5V993

The VCO can operate at 25MHz minimum frequency with less than a 25MHz REF input with divided-by-two mode. If the divided-by-two is used as a feedback, the REF input can be as low as 12.5 MHZ and the VCO will operate at twice the REF frequency (25MHz). The VCO will operate at

25MHz with 25MHz REF input if there is no divider in the feedback loop. However, if the divided-by-four is used as a feedback, the input frequency is limited by the minimum REF input at 10MHz and the VCO will operate at four times the frequency (40MHz).

OUTPUT CONFIGURATION TABLES

TABLE 1. FB = 1Q. 2Q OUTPUT CONFIGURATIONS WITH DIFFERENT 2F(1:0)

FB	Output at 2F(1:0)									
1F(1:0)	LL	LM	LH	ML	MM	MH	HL	НМ	HH	
LL	Otu	1tu	2tu	3tu	4tu	5tu	6t∪	7tu	8tu	
LM	–1tu	Otu	1tu	2tu	3t∪	4tu	5tu	6tu	7tu	
LH	–2tu	-1tu	Otu	1tu	2tu	3tu	4tu	5tu	6t∪	
ML	-3tu	–2t∪	-1tu	Otu	1tu	2tu	3tu	4tu	5tu	
MM	–4t∪	–3t∪	–2t∪	–1tu	Otu	1tu	2tu	3tu	4t∪	
MH	–5tu	–4t∪	–3t∪	–2t∪	-1tu	Otu	1tu	2tu	3tu	
HL	–6t∪	–5tu	–4t∪	–3t∪	–2t∪	–1tu	Otu	1tu	2tu	
HM	−7tu	–6t∪	−5tu	−4tu	–3t∪	-2t∪	-1tu	0tu	1tu	
HH	-8t∪	-7tu	–6t∪	–5tu	–4t∪	−3t∪	–2t∪	-1tu	Otu	

TABLE 2. FB = 1Q. 3Q OUTPUT CONFIGURATIONS WITH DIFFERENT 3F(1:0)

FB	Output at 3F(1:0)								
1F(1:0)	LL	LM	LH	ML	MM	MH	HL	НМ	HH
LL	f/2+4tu	–2t∪	Otu	2tu	4tu	6t∪	8tu	10tu	f/4+4t∪
LM	f/2+3t∪	–3t∪	-1tu	1tu	3tu	5tu	7tu	9tu	f/4+3t∪
LH	f/2+2t∪	–4t∪	–2t∪	Otu	2t∪	4tu	6t∪	8tu	f/4+2t∪
ML	f/2+1tu	–5tu	−3tu	-1tu	1tu	3tu	5tu	7tu	f/4+1t∪
MM	f/2+0t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	6tu	f/4+0t∪
MH	f/2–1tu	−7tu	–5tu	–3t∪	–1tu	1tu	3tu	5tu	f/4–1t∪
HL	f/2–2tu	-8tu	–6t∪	–4t∪	–2tu	Otu	2tu	4tu	f/4–2t∪
HM	f/2–3t∪	–9tu	–7tu	-5tu	–3t∪	–1tu	1tu	3tu	f/4–3t∪
НН	f/2-4tu	-10tu	–8t∪	–6t∪	-4tu	−2t∪	Otu	2tu	f/4–4t∪

PROGRAMMING TURBOCLOCK QS5991, QS5992, QS5993, QS5V991, AND QS5V993

FB	Output at 4F(1:0)									
1F(1:0)	LL	LM	LH	ML	ММ	MH	HL	HM	HH	
LL	f/2+4t∪	–2t∪	Otu	2tu	4tu	6t∪	8tu	10tu	–f+4t∪	
LM	f/2+3t∪	–3t∪	–1tu	1tu	3tu	5tu	7tu	9tu	–f+3t∪	
LH	f/2+2t∪	–4t∪	–2t∪	Otu	2tu	4tu	6tu	8t∪	–f+2t∪	
ML	f/2+1t∪	–5t∪	–3t∪	-1tu	1tu	3tu	5tu	7t∪	–f+1t∪	
MM	f/2+0t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	6t∪	−f+0t∪	
MH	f/2–1t∪	–7t∪	–5tu	–3t∪	-1tu	1tu	3tu	5tu	–f–1t∪	
HL	f/2–2t∪	-8t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4t∪	–f–2t∪	
HM	f/2–3t∪	-9t∪	–7t∪	-5tu	–3t∪	-1tu	1tu	3t∪	–f–3t∪	
HH	f/2–4t∪	-10tu	-8t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	–f–4t∪	

TABLE 3. FB = 1Q. 4Q OUTPUT CONFIGURATIONS WITH DIFFERENT 4F(1:0)

TABLE 4. FB = 3Q. 1Q/2Q OUTPUT CONFIGURATIONS WITH DIFFERENT 1F(1:0)/2F(1:0)

FB	Output at 1F(1:0)/2F(1:0)									
3F(1:0)	LL	LM	LH	ML	MM	MH	HL	НМ	HH	
LL	2*f–4t∪	2*f–3t∪	2*f–2t∪	2*f–1t∪	2*f+0t∪	2*f+1tu	2*f+2t∪	2*f+3t∪	2*f+4t∪	
LM	2tu	3tu	4tu	5tu	6tu	7tu	8tu	9tu	10tu	
LH	Otu	1tu	2tu	3tu	4tu	5tu	6t∪	7tu	8tu	
ML	–2tu	-1tu	Otu	1tu	2tu	3tu	4t∪	5tu	6t∪	
MM	-4tu	–3t∪	–2t∪	-1tu	Otu	1tu	2tu	3tu	4tu	
MH	–6t∪	–5tu	–4t∪	–3t∪	–2t∪	–1tu	Otu	1tu	2t∪	
HL	-8tu	–7tu	–6t∪	–5tu	–4t∪	–3t∪	–2t∪	-1tu	Otu	
HM	-10tu	-9tu	-8t∪	-7tu	–6t∪	–5tu	–4t∪	–3t∪	–2t∪	
HH	4*f–4t∪	4*f–3t∪	4*f–2t∪	4*f–1t∪	4*f+0t∪	4*f+1tu	4*f+2t∪	4*f+3t∪	4*f+4t∪	

TABLE 5. FB = 3Q. 4Q OUTPUT CONFIGURATIONS WITH DIFFERENT 4F(1:0)

FB	Output at 4F(1:0)									
3F(1:0)	LL	LM	LH	ML	MM	MH	HL	НМ	HH	
LL	0tu	2*f–6t∪	2*f–4t∪	2*f–2t∪	2*f+0tu	2*f+2t∪	2*f+4t∪	2*f+6t∪	-2*f	
LM	f/2+6t∪	Otu	2tu	4tu	6tu	8tu	10tu	12tu	–f+6t∪	
LH	f/2+4tu	–2t∪	Otu	2tu	4tu	6tu	8tu	10tu	–f+4t∪	
ML	f/2+2t∪	–4t∪	–2t∪	Otu	2tu	4tu	6t∪	8tu	–f+2t∪	
MM	f/2+0t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	6t∪	–f+0t∪	
MH	f/2-2tu	-8t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	–f–2t∪	
HL	f/2–4t∪	-10tu	–8t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	–f–4t∪	
HM	f/2–6t∪	–12t∪	-10tu	-8t∪	–6t∪	−4tu	–2t∪	Otu	–f–6t∪	
HH	2*f	4*f–6t∪	4*f–4t∪	4*f–2t∪	4*f+0tu	4*f+2t∪	4*f+4t∪	4*f+6t∪	-4*f	

PROGRAMMING TURBOCLOCK QS5991, QS5992, QS5993, QS5V991, AND QS5V993

APPLICATION NOTE AN-226

TABLE 6. FB = 4Q. 1Q/2Q OUTPUT CONFIGURATIONS WITH DIFFERENT 1F(1:0)/2F(1:0)⁽¹⁾

FB	Output at 1F(1:0)/2F(1:0)									
4F(1:0)	LL	LM	LH	ML	MM	MH	HL	HM	HH	
LL	–2*f–4t∪	2*f–3t∪	2*f–2t∪	2*f-1tu	2*f+0t∪	2*f+1tu	2*f+2t∪	2*f+3t∪	2*f+4t∪	
LM	2tu	3tu	4tu	5tu	6tu	7tu	8tu	9tu	10tu	
LH	Otu	1tu	2tu	3tu	4tu	5tu	6t∪	7tu	8tu	
ML	–2t∪	-1tu	Otu	1tu	2tu	3tu	4tu	5tu	6t∪	
MM	–4t∪	–3t∪	−2tu	–1tu	Otu	1tu	2tu	3tu	4t∪	
MH	–6t∪	-5tu	–4t∪	–3t∪	–2t∪	–1tu	Otu	1tu	2tu	
HL	-8t∪	−7tu	–6t∪	-5tu	–4t∪	–3t∪	–2t∪	–1tu	Otu	
HM	-10tu	-9tu	-8tu	–7tu	–6t∪	-5tu	–4t∪	–3t∪	–2t∪	
HH	−f−4tu	–f–3t∪	–f–2t∪	-f-1tu	−f+0t∪	−f+1t∪	−f+2t∪	–f+3t∪	-f+4tu	

NOTE:

1. Table 6 is not applicable for QS5993 and QS5V993.

TABLE 7. FB = 4Q. 3Q OUTPUT CONFIGURATIONS WITH DIFFERENT 3F(1:0) ⁽¹⁾

FB	Output at 3F(1:0)									
4F(1:0)	LL	LM	LH	ML	MM	MH	HL	HM	HH	
LL	Otu	2*f–6t∪	2*f–4t∪	2*f–2t∪	2*f+0t∪	2*f+2t∪	2*f+4t∪	2*f+6t∪	f/2+0t∪	
LM	f/2+6t∪	Otu	2tu	4tu	6tu	8tu	10tu	12tu	f/4+6t∪	
LH	f/2+4t∪	–2t∪	Otu	2tu	4tu	6tu	8tu	10tu	f/4+4tu	
ML	f/2+2t∪	–4t∪	–2t∪	Otu	2tu	4t∪	6t∪	8tu	f/4+2t∪	
MM	f/2+0t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	6tu	f/4+0t∪	
MH	f/2–2t∪	–8t∪	–6t∪	–4t∪	–2t∪	Otu	2tu	4tu	f/4–2t∪	
HL	f/2–4t∪	-10tu	–8t∪	–6t∪	−4tu	–2t∪	Otu	2tu	f/4–4t∪	
HM	f/2–6t∪	–12t∪	–10tu	-8t∪	–6t∪	-4tu	–2t∪	Otu	f/4–6t∪	
HH	-f/2	–f–6t∪	_f_4t∪	-f-2tu	–f+0t∪	–f+2t∪	−f+4tu	–f+6t∪	-f/4	

NOTE:

1. Table 7 is not applicable for QS5993 and QS5V993.

CONCLUSION

With its flexible, programmable skew capability, TurboClock is ideally suited for a variety of applications. IDT offers several tools to assist the designers with designs incorporating TurboClock. One of these tools is TurboKit, a powerful software tool that provides the designers with all

possible solutions for a given set of inputs at the press of a key. The designers can then select the solution that best meets their requirements. In addition, IBIS models are available at no cost for system simulation purposes.



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.