

General Description

All-CMOS Monitor circuits in either a 3-lead SOT-23 or SC-70 package offer the best performance in power consumption and accuracy.

The ILC5061 comes in a series of $\pm 1\%$ accurate trip voltages to fit most microprocessor applications. Even though its output can sink 2mA, the device draws only 1 μ A in normal operation.

Additionally, a built-in hysteresis of 5% of detect voltage simplifies system design.


Features

- All-CMOS design in SOT-23 or SC-70 package
- $\pm 1\%$ precision in Reset Detection
- Only 1 μ A of Iq
- 2mA of sink current capability
- Built-in hysteresis of 5% of detection voltage
- Voltage options of 2.6, 2.9, 3.1, 4.4, and 4.6V fit most supervisory applications

Applications


- Microprocessor reset circuits
- Memory battery back-up circuitry
- Power-on reset circuits
- Portable and battery powered electronics

Block Diagram



N-Channel Open Drain Output

Pin Package Configurations



Ordering Information*	
ILC5061AM-23	2.3V±1% Monitor in SOT-23
ILC5061AM-25	2.5V±1% Monitor in SOT-23
ILC5061AM-26	2.6V±1% Monitor in SOT-23
ILC5061AM-27	2.7V±1% Monitor in SOT-23
ILC5061AM-28	2.8V±1% Monitor in SOT-23
ILC5061AM-29	2.9V±1% Monitor in SOT-23
ILC5061AM-31	3.1V±1% Monitor in SOT-23
ILC5061AM-37	3.7V±1% Monitor in SOT-23
ILC5061AM-44	4.4V±1% Monitor in SOT-23
ILC5061AM-46	4.6V±1% Monitor in SOT-23
ILC5061M-23	2.3V±1% Monitor in SOT-23
ILC5061M-25	2.5V±1% Monitor in SOT-23
ILC5061M-26	2.6V+2% Monitor in SOT-23
ILC5061M-27	2.7V+2% Monitor in SOT-23
ILC5061M-28	2.8V+2% Monitor in SOT-23
ILC5061M-29	2.9V+2% Monitor in SOT-23
ILC5061M-31	3.1V+2% Monitor in SOT-23
ILC5061M-37	3.7V±1% Monitor in SOT-23
ILC5061M-44	4.4V+2% Monitor in SOT-23
ILC5061M-46	4.6V+2% Monitor in SOT-23

Ordering Information*	
ILC5061AIC-23	2.3V+1% Monitor in SC-70
ILC5061AIC-25	2.5V+1% Monitor in SC-70
ILC5061AIC-26	2.6V±1% Monitor in SC-70
ILC5061AIC-27	2.7V±1% Monitor in SC-70
ILC5061AIC-28	2.8V±1% Monitor in SC-70
ILC5061AIC-29	2.9V±1% Monitor in SC-70
ILC5061AIC-31	3.1V±1% Monitor in SC-70
ILC5061AIC-37	3.7V±1% Monitor in SC-70
ILC5061AIC-44	4.4V±1% Monitor in SC-70
ILC5061AIC-46	4.6V±1% Monitor in SC-70
ILC5061AC-23	2.3V+2% Monitor in SC-70
ILC5061AC-25	2.5V+2% Monitor in SC-70
ILC5061AC-26	2.6V+2% Monitor in SC-70
ILC5061AC-27	2.7V+2% Monitor in SC-70
ILC5061AC-28	2.8V+2% Monitor in SC-70
ILC5061AC-29	2.9V+2% Monitor in SC-70
ILC5061AC-31	3.1V+2% Monitor in SC-70
ILC5061AC-37	3.7V+2% Monitor in SC-70
ILC5061AC-44	4.4V+2% Monitor in SC-70
ILC5061AC-46	4.6V+2% Monitor in SC-70

* Standard product offering comes in tape and reel, quantity 3000 per reel orientation right

Absolute Maximum Ratings ($T_A=25^{\circ}\text{C}$)

Parameter	Symbol	Ratings	Units
Input Voltages	V_{IN}	12	V
Output Current	I_{OUT}	50	mA
Output Voltages	V_{OUT}	$V_{SS}-0.3\sim+V_{IN}+0.3$	V
Continuous Total Power Dissipation	SOT-23 P_d	150	mW
Operation Ambient temperature	T_{opr}	-30~+80	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-40~+125	$^{\circ}\text{C}$

Electrical Characteristics ($T_A=25^{\circ}\text{C}$)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Detect Fail Voltage	V_{DF}	A grade	$V_{DF} \times 0.99$	V_{DF}	$V_{DF} \times 1.01$	V
Detect Fail Voltage	V_{DF}	Standard grade	$V_{DF} \times 0.99$	V_{DF}	$V_{DF} \times 1.02$	V
Hysteresis Range	V_{HYS}		$V_{DF} \times 0.02$	$V_{DF} \times 0.05$	$V_{DF} \times 0.08$	V
Supply Current	I_{SS}	$V_{IN} = 1.5\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{IN} = 3.0\text{V}$ $V_{IN} = 4.0\text{V}$ $V_{IN} = 5.0\text{V}$		0.9 1.0 1.3 1.6 2.0	2.6 3.0 3.4 3.8 4.2	μA
Operating Voltage	V_{IN}	$V_{DF} = 2.1\sim 6.0\text{V}$	1.5		10.0	V
Output Current	I_{OUT}	N-ch $V_{DS} = 0.5\text{V}$ $V_{IN} = 1.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{IN} = 3.0\text{V}$ $V_{IN} = 4.0\text{V}$ $V_{IN} = 5.0\text{V}$ P-ch $V_{DS} = 2.1\text{V}$ $V_{IN} = 8\text{V}$		2.2 7.7 10.1 11.5 13.0 -10		mA
Temperature Characteristics	$\Delta V_{DF}/(\Delta T_{opr} \bullet V_{DF})$	$30^{\circ}\text{C} \leq T_{opr} \leq 80^{\circ}\text{C}$		± 100		Ppm/ $^{\circ}\text{C}$
Delay Time Release Voltage \rightarrow Output Inversion)	T_{DLY} ($V_{DR} \rightarrow V_{OUT}$ inversion)				0.2	ms
Note: 1. An additional resistor between the V_{IN} pin and supply voltage may cause deterioration of the characteristics due to increasing V_{DR} .						


Functional Description

The following designators 1~6 refer to the timing diagram below.





1. While the input voltage (V_{IN}) is higher than the detect voltage (V_{DF}), the V_{OUT} output pin is at high impedance state.
2. When the input V_{IN} voltage falls lower than V_{DF} , V_{OUT} drops near to ground voltage
3. If the input voltage further decreases below the minimum operating voltage (V_{MIN}), the V_{OUT} output becomes unstable. In this condition, if the V_{OUT} pin is pulled up, V_{OUT} indicates the V_{IN} voltage.

4. During an increase of the input voltage from the V_{SS} voltage, V_{OUT} is not stable in the voltage below the V_{MIN} . Exceeding that level, the output stays at the ground level (V_{SS}) between the minimum operating voltage (V_{MIN}) and the detect release voltage (V_{DR}).
5. If the input voltage increases more than V_{DR} , then the V_{OUT} output pin is at high impedance state.
6. The difference between V_{DR} and V_{DF} is the hysteresis in the system.

Timing Diagram






Typical Performance Characteristics - general conditions for all curves







* A spike of 1/2 to 1 μA may appear as V_{in} crosses V_{DR} or V_{DF}

SOT-23 Package



SC-70 Package



DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.