

## 5.0 or 3.3V, 1024K TIMEKEEPER® SRAM with PHANTOM

## FEATURES SUMMARY

- 5.0V OR 3.3V OPERATING VOLTAGE
- REAL TIME CLOCK KEEPS TRACK OF TENTHS/HUNDREDTHS OF SECONDS, SECONDS, MINUTES, HOURS, DAYS, DATE OF THE MONTH, MONTHS, and YEARS
- AUTOMATIC LEAP YEAR CORRECTION VALID UP TO THE YEAR 2100
- AUTOMATIC SWITCH-OVER and DESELECT CIRCUITRY
- CHOICE OF POWER-FAIL DESELECT VOLTAGES:
  - (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48T248Y:  $4.25V \le V_{PFD} \le 4.50V$
  - M48T248V: 2.80V  $\leq$  V<sub>PFD</sub>  $\leq$  2.97V
- FULL 10% V<sub>CC</sub> OPERATING RANGE
- OVER 10 YEARS' DATA RETENTION IN THE ABSENCE OF POWER
- WATCH FUNCTION IS TRANSPARENT TO RAM OPERATION
- 128K x 8 NV SRAM DIRECTLY REPLACES VOLATILE STATIC RAM OR EEPROM






TABLE OF CONTENTS
SUMMARY DESCRIPTION
Logic Diagram (Figure 2.)       3         Signal Names (Table 1.)       3         DIP Connections (Figure 3.)       3         Block Diagram (Figure 4.)       4
MAXIMUM RATING
Absolute Maximum Ratings (Table 2.)5
DC AND AC PARAMETERS
DC and AC Measurement Conditions (Table 3.)6AC Testing Load Circuit (Figure 5.)6Capacitance (Table 4.)6DC Characteristics (Table 5.)7
OPERATION MODES
Operating Modes (Table 6.).8READ.8WRITE.8Memory READ Cycle (Figure 6.).8Memory WRITE Cycle 1 (Figure 7.)9Memory WRITE Cycle 2 (Figure 8.)10Memory AC Characteristics, M48T248Y (Table 7.).11Memory AC Characteristics, M48T248V (Table 8.).12Data Retention Mode.13Power Down/Up Mode AC Waveforms (Figure 9.)13Power Down/Up Trip Points DC Characteristics (Table 9.).13
PHANTOM CLOCK OPERATION14
Comparison Register Definition (Figure 10.)15Clock Register Information16Clock Accuracy16AM-PM/12/24 Mode.16Oscillator and Reset Bits16Zero Bits16Phantom Clock Register Map (Table 10.)16Phantom Clock READ Cycle (Figure 11.)17Phantom Clock Reset (Figure 12.)17Phantom Clock Reset (Figure 13.)17Phantom Clock AC Characteristics (M48T248Y) (Table 11.)18Phantom Clock AC Characteristics (M48T248V) (Table 12.)19
PART NUMBERING
PACKAGE MECHANICAL INFORMATION
REVISION HISTORY


#### SUMMARY DESCRIPTION

The M48T248Y/V TIMEKEEPER<sup>®</sup> RAM is a 128Kbit x 8 non-volatile static RAM and real time clock organized as 131,072 words by 8 bits. The special DIP package provides a fully integrated battery back-up memory and real time clock solution. In the event of power instability or absence, a self-contained battery maintains the timekeeping operation and provides power for a CMOS static RAM. Control circuitry monitors V<sub>CC</sub> and invokes write protection to prevent data corruption in the memory and RTC.

The clock keeps track of tenths/hundredths of seconds, seconds, minutes, hours, day, date, month,

Figure 2. Logic Diagram

<u>ل</u>رکا



and year information. The last day of the month is automatically adjusted for months with less than 31 days, including leap year correction.

The clock operates in one of two formats:

- a 12-hour mode with an AM/PM indicator; or
- a 24-hour mode

The M48T248Y/V is a 32-pin (PM) DIP module that integrates the RTC, the battery, and SRAM in one package.

The modules are shipped in plastic, anti-static tubes (see Table 13, page 20).


A0–A16	Address Input				
RST	Reset Input				
CE	Chip Enable				
ŌĒ	Output Enable Input				
WE	WRITE Enable Input				
DQ0–DQ7	Data Inputs/Outputs				
V <sub>CC</sub>	Supply Voltage Input				
V <sub>SS</sub>	Ground				

#### Table 1. Signal Names

#### **Figure 3. DIP Connections**

	_				
RST		• 1		32	□ v <sub>cc</sub>
A16		2		31	A15
A14		3		30	
A12		4		29	WE WE
A7		5		28	A13
A6		6		27	A8
A5		7		26	A9
A4		8	M48T248Y M48T248V	25	A11
A3		9		24	
A2		10		23	A10
A1		11		22	
A0		12		21	DQ7
DQ0		13		20	
DQ1		14		19	
DQ2		15		18	DQ4
V <sub>SS</sub>	-	16		17	DQ3
	L				Al04662

### Figure 4. Block Diagram



#### **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

able 2. Absolute Maximum Ratings								
Symbol	Parameter		Value	Unit				
T <sub>A</sub>	Operating Temperature		0 to 70	°C				
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> , O	scillator Off)	-40 to 85	°C				
T <sub>SLD</sub> <sup>(1)</sup>	Lead Solder Temperature for	10 seconds	260	°C				
V <sub>CC</sub>	Supply Voltage (on any pin	M48T248Y	–0.3 to +7.0	V				
VCC	relative to Ground)	M48T248V	–0.3 to +4.6	V				
V <sub>IO</sub>	Input or Output Voltages		-0.3 to V <sub>CC</sub> + 0.3	V				
Io	Output Current		20	mA				
PD	Power Dissipation		1	W				

2 14 slute Maxi Dati T

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds). CAUTION! Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up Mode.

#### DC AND AC PARAMETERS


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

#### Table 3. DC and AC Measurement Conditions

Parameter	M48T248Y	M48T248V
V <sub>CC</sub> Supply Voltage	4.5 to 5.5V	3.0 to 3.6V
Ambient Operating Temperature	0 to 70°C	0 to 70°C
Load Capacitance (CL)	100pF	50pF
Input Rise and Fall Times	≤ 5ns	≤ 5ns
Input Pulse Voltages	0 to 3V	0 to 3V
Input and Output Timing Ref. Voltages	1.5V	1.5V

Note: Output High Z is defined as the point where data is no longer driven (see Table 3, page 6).

#### Figure 5. AC Testing Load Circuit



Note: 50pF for M48T248V.

#### **Table 4. Capacitance**

Ī	Symbol Parameter <sup>(1,2)</sup>		Min	Мах	Unit
	CIN	C <sub>IN</sub> Input Capacitance		10	pF
	C <sub>IO</sub> <sup>(3)</sup> Input / Output Capacitance			10	pF

Note: 1. Effective capacitance measured with power supply at 5V. Sampled only; not 100% tested.

2. At 25°C, f = 1MHz.

3. Outputs were deselected.



			N				18V	Unit	
Sym	Parameter	Test Condition <sup>(1)</sup>	-70			-85			
		Condition	Min	Тур	Max	Min	Тур	Max	
I <sub>LI</sub> <sup>(2)</sup>	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			±1			±1	μA
ILO	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			±1			±1	μA
I <sub>CC1</sub>	Supply Current				85			50	mA
I <sub>CC2</sub>	Supply Current (TTL Standby)	CE = V <sub>IH</sub>		5	10		5	7	mA
I <sub>CC3</sub>	V <sub>CC</sub> Power Supply Current	$\overline{\text{CE}} = V_{\text{CCI}} - 0.2$		3	5		2	3	mA
V <sub>IL</sub> <sup>(3)</sup>	Input Low Voltage		-0.3		0.8	-0.3		0.6	V
V <sub>IH</sub> <sup>(3)</sup>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	V
Vol	Output Low Voltage	I <sub>OL</sub> = 2.0 mA			0.4			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0 mA	2.4			2.4			V
$V_{\text{PFD}}^{(3)}$	Power Fail Deselect		4.25	4.37	4.50	2.80	2.86	2.97	V
V <sub>SO</sub> <sup>(3)</sup>	Battery Back-up Switchover			VBAT			2.5		V

## **Table 5. DC Characteristics**

 Note:
 1.
 Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

 2.
 RST (Pin 1) has an internal pull-up resistor.

 3.
 All voltages are referenced to Ground.

#### **OPERATION MODES**

#### **Table 6. Operating Modes**

Mode	Vcc	CE	ŌĒ	WE	DQ7-DQ0	Power
Deselect		VIH	Х	Х	High-Z	Standby
WRITE	4.5V to 5.5V	V <sub>IL</sub>	Х	VIL	D <sub>IN</sub>	Active
READ	or 3.0V to 3.6V	VIL	VIL	VIH	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High-Z	Active
Deselect	$V_{SO}$ to $V_{PFD}$ (min) <sup>(1)</sup>	х	х	х	High-Z	CMOS Standby
Deselect	Deselect $\leq V_{SO}^{(1)}$		Х	Х	High-Z	Battery Back-Up

Note: X = V<sub>IH</sub> or V<sub>IL</sub>; V<sub>SO</sub> = Battery Back-up Switchover Voltage 1. See Table 9, page 13 for details.


#### READ

A READ cycle executes whenever WRITE Enable (WE) is high and Chip Enable (CE) is low (see Figure 6). The distinct address defined by the 19 address inputs (A0-A18) specifies which of the 512K bytes of data is to be accessed. Valid data will be accessed by the eight data output drivers within the specified Access Time ( $t_{ACC}$ ) after the last address input signal is stable, the CE and OE access times, and their respective parameters are satisfied. When CE  $t_{ACC}$  and OE  $t_{ACC}$  are not satisfied, then data access times must be measured from the more recent CE and OE signals, with the limiting parameter being  $t_{CO}$  (for CE) or  $t_{OE}$  (for OE) instead of address access.

## WRITE

WRITE Mode (see Figure 7, page 9 and Figure 8, page 10) occurs whenever  $\overline{CE}$  and  $\overline{WE}$  signals are low (after address inputs are stable). The most recent falling edge of  $\overline{CE}$  and  $\overline{WE}$  will determine when the WRITE cycle begins (the earlier, rising edge of  $\overline{CE}$  or  $\overline{WE}$  determines cycle termination). All address inputs must be kept stable throughout the WRITE cycle. WE must be high (inactive) for a minimum recovery time ( $t_{WR}$ ) before a subsequent cycle is initiated. The  $\overline{OE}$  control signal should be kept high (inactive) during the WRITE cycles to avoid bus contention. If  $\overline{CE}$  and  $\overline{OE}$  are low (active),  $\overline{WE}$  will disable the outputs for Output Data WRITE Time ( $t_{ODW}$ ) from its falling edge.


**47/** 



## Figure 6. Memory READ Cycle

Note:  $\overline{\text{WE}}$  is high for a READ cycle.






Note: 1. DE = V<sub>IH</sub> or V<sub>IL</sub>. If DE = V<sub>IH</sub> during a WRITE cycle, the output buffers remain in a high impedance state.
 If the CE low transition occurs simultaneously with or later than the WE low transition in WRITE Cycle 1, the output buffers remain in a high impedance state during this period.
 If the CE high transition occurs simultaneously with the WE high transition, the output buffers remain in a high impedance state

during this period.

## Figure 8. Memory WRITE Cycle 2



Note: 1. DE = V<sub>IH</sub> or V<sub>IL</sub>. If DE = V<sub>IH</sub> during a WRITE cycle, the output buffers remain in a high impedance state.
 2. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high impedance state during this period.

57

10/23

Symbol		- (1)	M48T2	48Y–70	l la it
Syn	IOdi	Parameter <sup>(1)</sup>	Min	Max	Unit
tavav	t <sub>RC</sub>	READ Cycle Time	70		ns
t <sub>AVQV</sub>	tACC	Access Time		70	ns
t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		70	ns
tGLQV	tOE	Output Enable Low to Output Valid		35	ns
t <sub>ELQX</sub> t <sub>GLQX</sub>	t <sub>COE</sub>	Chip Enable or Output Enable Low to Output Transition	5		ns
t <sub>AXQX</sub>	tOH	Output Hold from Address Change	5		ns
t <sub>EHQZ</sub> t <sub>GHQZ</sub>	t <sub>OD</sub> <sup>(2)</sup>	Chip Enable or Output Enable High to Output Hi-Z		25	ns
t <sub>WLQZ</sub>	t <sub>ODW</sub> <sup>(2)</sup>	Output Hi-Z from WE		25	ns
t <sub>AVAV</sub>	t <sub>WC</sub>	WRITE Cycle Time	70		ns
t <sub>WLWH</sub> t <sub>ELEH</sub>	t <sub>WP</sub> <sup>(3)</sup>	WE, CE Pulse Width	50		ns
t <sub>AVEL</sub> t <sub>AVWL</sub>	t <sub>AW</sub>	Address Setup Time	0		ns
t <sub>EHAX</sub>	t <sub>WR1</sub>	WRITE Recovery Time	15		ns
t <sub>WHAX</sub>	t <sub>WR2</sub>	Address Hold Time from WE	0		ns
t <sub>WHQX</sub>	t <sub>OEW</sub>	Output Active from WE	5		ns
t <sub>DVEH</sub> t <sub>DVWH</sub>	t <sub>DS</sub> <sup>(4)</sup>	Data Setup Time	30		ns
twhdx	t <sub>DH1</sub> <sup>(4)</sup>	Data Hold Time from WE	0		ns
t <sub>EHDX</sub>	t <sub>DH2</sub> <sup>(4)</sup>	Data Hold Time from CE	10		ns

Table 7. Memory AC Characteristics, M48T248Y

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
2. These parameters are sampled with a 5 pF load are not 100% tested.
3. t<sub>WP</sub> is specified as the logical AND of CE and WE. t<sub>WP</sub> is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

4.  $t_{DH}$  and  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.

57

Symbol		- (1)	M48T2	M48T248V-85		
Syr	nboi	Parameter <sup>(1)</sup>	Min	Max	Unit	
t <sub>AVAV</sub>	t <sub>RC</sub>	READ Cycle Time	85		ns	
tAVQV	tACC	Access Time		85	ns	
t <sub>ELQV</sub>	t <sub>CO</sub>	Chip Enable Low to Output Valid		85	ns	
t <sub>GLQV</sub>	tOE	Output Enable Low to Output Valid		45	ns	
t <sub>ELQX</sub> t <sub>GLQX</sub>	t <sub>COE</sub>	Chip Enable or Output Enable Low to Output Transition	5		ns	
t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold from Address Change	5		ns	
t <sub>EHQZ</sub> t <sub>GHQZ</sub>	t <sub>OD</sub> <sup>(2)</sup>	Chip Enable or Output Enable High to Output Hi-Z		35	ns	
t <sub>WLQZ</sub>	t <sub>ODW</sub> <sup>(2)</sup>	Output Hi-Z from WE		30	ns	
tavav	t <sub>WC</sub>	WRITE Cycle Time	85		ns	
twlwh	t <sub>WP1</sub> <sup>(3)</sup>	WRITE Enable Pulse Width	65		ns	
teleh	t <sub>WP2</sub>	Chip Enable Pulse Width	75		ns	
t <sub>AVEL</sub> t <sub>AVWL</sub>	t <sub>AW</sub>	Address Setup Time	0		ns	
t <sub>EHAX</sub>	t <sub>WR1</sub> <sup>(4)</sup>	WRITE Recovery Time	15		ns	
t <sub>WHAX</sub>	t <sub>WR2</sub> <sup>(4)</sup>	Address Hold Time from WE	5		ns	
t <sub>WHQX</sub>	t <sub>OEW</sub>	Output Active from WE	5		ns	
t <sub>DVEH</sub> t <sub>DVWH</sub>	t <sub>DS</sub> <sup>(5)</sup>	Data Setup Time	35		ns	
t <sub>WHDX</sub>	t <sub>DH1</sub> <sup>(5)</sup>	Data Hold Time from WE	0		ns	
t <sub>EHDX</sub>	t <sub>DH2</sub> (5)	Data Hold Time from CE	15		ns	

## Table 8. Memory AC Characteristics, M48T248V

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
 2. These parameters are sampled with a 5 pF load are not 100% tested.
 3. t<sub>WP</sub> is specified as the logical AND of CE and WE. t<sub>WP</sub> is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

57

t<sub>WR</sub> is a function of the latter occurring edge of WE or CE.
 t<sub>DH</sub> and t<sub>DS</sub> are measured from the earlier of CE or WE going high.

#### **Data Retention Mode**

Data can be read or written only when V<sub>CC</sub> is greater than V<sub>PFD</sub>. When V<sub>CC</sub> is below V<sub>PFD</sub> (the point at which write protection occurs), the clock registers and the SRAM are blocked from any access. When V<sub>CC</sub> falls below the Battery Switch Over threshold (V<sub>SO</sub>), the device is switched from V<sub>CC</sub> to battery backup (V<sub>BAT</sub>). RTC operation and SRAM data are maintained via battery backup until power is stable. All control, data, and address signals must be powered down when V<sub>CC</sub> is powered down.

The lithium power source is designed to provide power for RTC activity as well as RTC and RAM

data retention when V<sub>CC</sub> is absent or unstable. The capability of this source is sufficient to power the device continuously for the life of the equipment into which it has been installed. For specification purposes, life expectancy is ten (10) years at 25°C with the internal oscillator running without V<sub>CC</sub>. Each unit is shipped with its energy source disconnected, guaranteeing full energy capacity. When V<sub>CC</sub> is first applied at a level greater than V<sub>PFD</sub>, the energy source is enabled for battery backup operation. The actual life expectancy will be much longer if no battery energy is used (e.g., when V<sub>CC</sub> is present).




Figure 9. Power Down/Up Mode AC Waveforms

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
tREC	V <sub>PFD</sub> (max) to CE low	1.5	2.5	ms
tF	$V_{PFD}$ (max) to $V_{PFD}$ (min) $V_{CC}$ Fall Time	300		μS
t <sub>FB</sub>	$V_{\mbox{\scriptsize PFD}}$ (min) to $V_{\mbox{\scriptsize SO}}$ $V_{\mbox{\scriptsize CC}}$ Fall Time	10		μS
t <sub>R</sub>	$V_{PFD}$ (min) to $V_{PFD}$ (max) $V_{CC}$ Rise Time	0		μS
tPD	CE High to Power-Fail	0		μS
t <sub>DR</sub> <sup>(2)</sup>	Expected Data Retention Time	10		Years

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to 70°C;  $V_{CC} = 4.5$  to 5.5V or 3.0 to 3.6V (except where noted).

2. At 25°C, the expected t<sub>DR</sub> is defined as cumulative time in the absence of V<sub>CC</sub> with the clock oscillator running.

#### PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition of a serial bit-stream of 64 bits which must be matched by executing 64 consecutive WRITE cycles containing the proper data on DQ0.

All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 READ or WRITE cycles either extract or update data in the clock while disabling the memory.


Data transfer to and from the timekeeping function is accomplished with a serial bit-stream under control of Chip Enable ( $\overline{CE}$ ), Output Enable ( $\overline{OE}$ ), and WRITE Enable (WE). Initially, a READ cycle using the  $\overline{CE}$  and  $\overline{OE}$  control of the clock starts the pattern recognition sequence by moving the pointer to the first bit of the 64-bit comparison register (see Figure 10, page 15).

Next, 64 consecutive WRITE cycles are executed using the CE and WE control of the device. These 64 WRITE cycles are used only to gain access to the clock. Therefore, any address to the memory is acceptable. However, the WRITE cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a Phantom Clock scratch pad.

When the first WRITE cycle is executed, it is compared to Bit 1 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next WRITE cycle.

If a match is not found, the pointer does not advance and all subsequent WRITE cycles are ignored. If a READ cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 WRITE cycles as described above until all of the bits in the comparison register have been matched. With a correct match for 64-bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of the  $\overline{OE}$  pin or the  $\overline{WE}$  pin. Cycles to other locations outside the memory block can be interleaved with  $\overline{CE}$  cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.





## Figure 10. Comparison Register Definition

Note: The odds of this pattern being accidentally duplicated and sending aberrant entries to the RTC is less than 1 in 10<sup>19</sup>. This pattern is sent to the clock LSB to MSB.

5/

#### **Clock Register Information**

Clock information is contained in eight registers of 8 bits, each of which is sequentially accessed one (1) bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the clock registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These READ/WRITE registers are defined in the clock register map (see Table 10).

Data contained in the clock registers is in Binary Coded Decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all eight registers, starting with Bit 0 of Register 0 and ending with Bit 7 of Register 7.

#### **Clock Accuracy**

The RTC is guaranteed to keep time accuracy to with  $\pm 1$  minute per month at 25°C. The clock is factory-tuned with special calibration elements, and does not require additional calibration. Moderate temperature deviation will have a negligible effect in most applications.

#### AM-PM/12/24 Mode

Bit 7 of the hours register is defined as the 12-hour or 24-hour mode select bit. When it is high, the 12hour mode is selected. In the 12-hour mode, Bit 5 is the AM/PM bit with the logic high being "PM." In the 24-hour mode, Bit 5 is the second 10-hour bit (20-23 hours).

#### **Oscillator and Reset Bits**

Bits 4 and 5 of the day register are used to control the reset and oscillator functions. Bit 4 controls the reset pin input. When the reset bit is set to logic '1,' the Reset Input pin is ignored. When the reset bit logic is set to '0,' a low input on the reset pin will cause the device to abort data transfer without changing data in the timekeeping registers. Reset operates independently of all other inputs. Bit 5 controls the oscillator. When set to logic '0,' the oscillator turns on and the RTC/calendar begins to increment.

#### Zero Bits

Registers 1, 2, 3, 4, 5, and 6 contain one (1) or more bits that will always read logic '0.' When writing to these locations, either a logic '1' or '0' is acceptable.

Á7/

									Function/Range			
Register	D7	D6	D5	D4	D3	D2	D1	D0	BCD Format			
0		0.1 Se	0.1 Seconds			0.01 Seconds			Seconds	00-99		
1	0	1	0 Second	s		Sec	onds		Seconds	00-59		
2	0	,	10 Minutes	6	Minutes			Minutes	00-59			
3	12/24	0	10 / A/P	Hrs	Hours (24 Hour Format)			Hours	01-12/ 00-23			
4	0	0	OSC	RST	0 Day of the Week			Day	01-7			
5	0	0	10 0	date	Date: Day of the Month			Date	01-31			
6	0	0	0	10M	Month			Month	01-12			
7		10 Y	éars		Year			Year	00-99			

#### Table 10. Phantom Clock Register Map

Keys: A/P = AM/PM Bit

12/24 = 12 or 24-hour mode Bit OSC = Oscillator Bit RST = Reset Bit

0 = Must be set to '0'






Figure 11. Phantom Clock READ Cycle











tavavtrcREAD Cycle Time65teLQVtco $\overline{CE}$ Access Time55tGLQVtoE $\overline{OE}$ Access Time55teLQXtoE $\overline{OE}$ to Output Low Z5100teLQXtoEE $\overline{OE}$ to Output Low Z525teLQXtoEE $\overline{OE}$ to Output Low Z525teHQZ $t_{OD}^{(2)}$ $\overline{CE}$ to Output High Z2525tGHQZ $t_{OD}^{(2)}$ $\overline{OE}$ to Output High Z2525teHQXtwcWRITE Cycle Time6525twuWHtwp <sup>(3)</sup> WRITE Cycle Time65100teHAXtwg <sup>(4)</sup> WRITE Recovery10100toVEHt_DS <sup>(5)</sup> Data Setup Time30100twhXXt_DH1 <sup>(5)</sup> Data Hold Time from $\overline{VE}$ 0100teHAXt_DH2 <sup>(5)</sup> Data Hold Time from $\overline{CE}$ 0100teLEHt_CW $\overline{CE}$ Pulse Width55100teLEHt_CW $\overline{CE}$ Pulse Width55100	Symbol		Parameter <sup>(1)</sup>	Min	Тур	Мах	Unit
tGLQVtOE $\overline{OE}$ Access Time	t <sub>AVAV</sub>	t <sub>RC</sub>	READ Cycle Time	65			ns
telQXtoolDefended time1111111telQXtool $\overline{CE}$ to Output Low Z5	t <sub>ELQV</sub>	t <sub>CO</sub>	CE Access Time		55		ns
tGLQXtOE $\overline{OE}$ to Output Low Z5Image: state stat	tGLQV	tOE	OE Access Time			55	ns
tEHQZ $t_{OD}^{(2)}$ $\overline{CE}$ to Output High Z25tGHQZ $t_{ODO}^{(2)}$ $\overline{OE}$ to Output High Z25tRRREAD Recovery1025tAVAVtwcWRITE Cycle Time6510tWLWH $t_{WP}^{(3)}$ WRITE Pulse Width5510tEHAX $t_{WR}^{(4)}$ WRITE Recovery1010tDVEH $t_{DS}^{(5)}$ Data Setup Time3010tWHDX $t_{DH1}^{(5)}$ Data Hold Time from $\overline{CE}$ 010tEHDX $t_{DH2}^{(5)}$ Data Hold Time from $\overline{CE}$ 010	t <sub>ELQX</sub>	t <sub>COE</sub>	CE to Output Low Z	5			ns
tGHQZ $t_{ODO}^{(2)}$ $\overline{OE}$ to Output High Z25tRREAD Recovery1025twAVtwcWRITE Cycle Time652000tWLWHtwp <sup>(3)</sup> WRITE Pulse Width552000tEHAXtwR <sup>(4)</sup> WRITE Recovery102000tDVEHtDS <sup>(5)</sup> Data Setup Time302000tWHDXtDH1 <sup>(5)</sup> Data Hold Time from $\overline{VE}$ 02000tEHDXtDH2 <sup>(5)</sup> Data Hold Time from $\overline{CE}$ 02000	tGLQX	tOEE	OE to Output Low Z	5			ns
$t_{RR}$ READ Recovery1010 $t_{AVAV}$ $t_{WC}$ WRITE Cycle Time6510 $t_{WLWH}$ $t_{WP}^{(3)}$ WRITE Pulse Width5510 $t_{EHAX}$ $t_{WR}^{(4)}$ WRITE Recovery1010 $t_{DVEH}$ $t_{DS}^{(5)}$ Data Setup Time3010 $t_{WHDX}$ $t_{DH1}^{(5)}$ Data Hold Time from $\overline{VE}$ 010 $t_{EHDX}$ $t_{DH2}^{(5)}$ Data Hold Time from $\overline{CE}$ 010	t <sub>EHQZ</sub>	t <sub>OD</sub> <sup>(2)</sup>	CE to Output High Z			25	ns
$t_{AVAV}$ $t_{WC}$ WRITE Cycle Time65 $t_{WLWH}$ $t_{WP}^{(3)}$ WRITE Pulse Width55 $t_{EHAX}$ $t_{WR}^{(4)}$ WRITE Recovery10 $t_{DVEH}$ $t_{DS}^{(5)}$ Data Setup Time30 $t_{WHDX}$ $t_{DH1}^{(5)}$ Data Hold Time from WE0 $t_{EHDX}$ $t_{DH2}^{(5)}$ Data Hold Time from CE0 $t_{ELEH}$ $t_{CW}$ CE Pulse Width55	tGHQZ	t <sub>ODO</sub> <sup>(2)</sup>	OE to Output High Z			25	ns
$t_{WLWH}$ $t_{WP}^{(3)}$ WRITE Pulse Width55 $t_{EHAX}$ $t_{WR}^{(4)}$ WRITE Recovery1010 $t_{DVEH}$ $t_{DS}^{(5)}$ Data Setup Time3010 $t_{WHDX}$ $t_{DH1}^{(5)}$ Data Hold Time from WE010 $t_{EHDX}$ $t_{DH2}^{(5)}$ Data Hold Time from CE010 $t_{ELEH}$ $t_{CW}$ CE Pulse Width5510		t <sub>RR</sub>	READ Recovery	10			ns
tEHAX       tWR <sup>(4)</sup> WRITE Recovery       10       Image: Constraint of the state of the	t <sub>AVAV</sub>	t <sub>WC</sub>	WRITE Cycle Time	65			ns
tDVEH       tDS <sup>(5)</sup> Data Setup Time       30       Image: Constraint of the setup of th	t <sub>WLWH</sub>	t <sub>WP</sub> <sup>(3)</sup>	WRITE Pulse Width	55			ns
twhDX       tDH1 <sup>(5)</sup> Data Hold Time from WE       0         tEHDX       tDH2 <sup>(5)</sup> Data Hold Time from CE       0         tELEH       tCW       CE Pulse Width       55	t <sub>EHAX</sub>	t <sub>WR</sub> <sup>(4)</sup>	WRITE Recovery	10			ns
tEHDX     tDH2 <sup>(5)</sup> Data Hold Time from CE     0       tELEH     tCW     CE Pulse Width     55	tDVEH	t <sub>DS</sub> <sup>(5)</sup>	Data Setup Time	30			ns
teleh     teleh     teleh       teleh     teleh	t <sub>WHDX</sub>	t <sub>DH1</sub> <sup>(5)</sup>	Data Hold Time from WE	0			ns
	t <sub>EHDX</sub>	t <sub>DH2</sub> <sup>(5)</sup>	Data Hold Time from CE	0			ns
t <sub>RST</sub> RST Pulse Width 65	tELEH	t <sub>CW</sub>	CE Pulse Width	55			ns
		t <sub>RST</sub>	RST Pulse Width	65			ns

#### Table 11. Phantom Clock AC Characteristics (M48T248Y)

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
 2. These parameters are sampled with a 5 pF load and are not 100% tested.
 3. t<sub>WP</sub> is specified as the logical AND of CE and WE. t<sub>WP</sub> is measured from the latter of CE or WE going low to the earlier of CE or WE going high.
 4. two is a function of the latter conversion of each (WE = 2.5)

4.  $t_{WR}$  is a function of the latter occurring edge of  $\overline{WE}$  or  $\overline{CE}$ . 5.  $t_{DH}$  and  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.



Symbol		Parameter <sup>(1)</sup>	Min	Тур	Мах	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	READ Cycle Time	85			ns
t <sub>ELQV</sub>	t <sub>CO</sub>	CE Access Time			85	
tGLQV	tOE	OE Access Time			85	ns
t <sub>ELQX</sub>	t <sub>COE</sub>	CE to Output Low Z	5			ns
t <sub>GLQX</sub>	tOEE	OE to Output Low Z	5			ns
t <sub>EHQZ</sub>	t <sub>OD</sub> <sup>(2)</sup>	CE to Output High Z			30	ns
tGHQZ	t <sub>ODO</sub> <sup>(2)</sup>	OE to Output High Z			30	ns
	t <sub>RR</sub>	READ Recovery	20			ns
t <sub>AVAV</sub>	t <sub>WC</sub>	WRITE Cycle Time	85			ns
t <sub>WLWH</sub>	t <sub>WP</sub> <sup>(3)</sup>	WRITE Pulse Width	60			ns
t <sub>EHAX</sub>	t <sub>WR</sub> <sup>(4)</sup>	WRITE Recovery	20			ns
t <sub>DVEH</sub>	t <sub>DS</sub> <sup>(5)</sup>	Data Setup Time	35			ns
t <sub>WHDX</sub>	t <sub>DH1</sub> <sup>(5)</sup>	Data Hold Time from WE	0			ns
t <sub>EHDX</sub>	t <sub>DH2</sub> <sup>(5)</sup>	Data Hold Time from CE	0			ns
<b>t</b> ELEH	t <sub>CW</sub>	CE Pulse Width 65			ns	
	t <sub>RST</sub>	RST Pulse Width	85			ns

Table 12. Phantom Clock AC Characteristics (M48T248V)

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
 2. These parameters are sampled with a 5 pF load and are not 100% tested.
 3. t<sub>WP</sub> is specified as the logical AND of CE and WE. t<sub>WP</sub> is measured from the latter of CE or WE going low to the earlier of CE or WE going high.

4.  $t_{WR}$  is a function of the latter occurring edge of  $\overline{WE}$  or  $\overline{CE}$ . 5.  $t_{DH}$  and  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.

57

#### PART NUMBERING

#### Table 13. Ordering Information Example

Example:	M48T	248Y	-70 I	PM I	1 I	TR I
Device Type						
M48T						
Supply Voltage and Write Protect Voltage						
$248Y = V_{CC} = 4.5$ to 5.5V; $V_{PFD} = 4.25$ to 4.50V						
$248V = V_{CC} = 3.0$ to $3.6V$ ; $V_{PFD} = 2.80$ to $2.97V$						
Speed						
-70 = 70ns (M48T248Y)						
-85 = 85ns (M48T248V)						
Package						
PM = PMDIP32						
Temperature Range						
1 = 0 to 70°C						
Shipping Method for SOIC						
List The						


blank = Tubes

TR = Tape & Reel

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.



## PACKAGE MECHANICAL INFORMATION



## Figure 14. PMDIP32 – 32-pin Plastic Module DIP, Package Outline

Note: Drawing is not to scale.

### Table 14. PMDIP32 – 32-pin Plastic Module DIP, Package Mechanical Data

Ck		mm			inches			
Symb	Тур	Min	Мах	Тур	Min	Max		
А		9.27	9.52		0.365	0.375		
A1		0.38	-		0.015	-		
В		0.43	0.59		0.017	0.023		
С		0.20	0.33		0.008	0.013		
D		42.42	43.18		1.670	1.700		
E		18.03	18.80		0.710	0.740		
e1		2.29	2.79		0.090	0.110		
e3		34.29	41.91		1.350	1.650		
eA		14.99	16.00		0.590	0.630		
L		3.05	3.81		0.120	0.150		
S		1.91	2.79		0.075	0.110		
Ν		32			32	•		

## **REVISION HISTORY**

## Table 15. Document Revision History

Date	Revision Details
June 2001	First Issue



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2001 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com