Product Preview

Single D-Type Flip-Flop

The NL17SZ374 is a single positive edge-triggered D-Type Flip-Flop in a tiny footprint package. The SC70-6/SC-88 occupies a very small board area. The device performs much as LCX multi-gate products in speed and drive.

- Tiny SC70-6/SC-88 Package
- TPD(MAX) < 5.0 nsecs at 3.0 Volts
- Source/Sink 24 mA at 3.0 Volts
- Over-Voltage Tolerant Inputs and Outputs
- Pin For Pin with NC7SZ374
- Chip Complexity: FETs = TBD




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol

ON

ON Semiconductor™

http://onsemi.com

MARKING DIAGRAMS



SC-88/SOT-363/SC70-6 DF SUFFIX CASE 419B



d = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

PIN ASSIGNMENT

Pin	Function
D	Data Input
СР	Clock Pulse Input
ŌĒ	Output Enable Input
Q	Flip-Flop Output

FUNCTION TABLE

	Output		
СР	D	ΘE	Q
ſ	L	L	L
ſ	Н	L	Н
l	Х	L	Q _n
Х	Х	Н	Z

H = HIGH Logic Level L = LOW Logic Level Z= High Impedance Q_n = No Change in Data X = Immaterial

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

MAXIMUM RATINGS

Symbol		Parameter	Value	Unit
VCC	DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	DC Input Voltage		-0.5 to +7.0	V
Vout	DC Output Voltage		-0.5 to +7.0	V
liK	DC Input Diode Current		-50	mA
lok	DC Output Diode Current		-50	mA
lout	DC Output Sink Current		±50	mA
ICC	DC Supply Current per Supply Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case	e for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
θЈА	Thermal Resistance	SC-70/SC-88A (Note 1) TSOP-5	350 230	°C/W
PD	Power Dissipation in Still Air at 85°C	SC-70/SC-88A TSOP-5	150 200	mW
MSL	Moisture Sensitivity		Level 1	
FR	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
VESD	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 N/A	V
I _{Latch} –Up	Latch–Up Performance	Above V _{CC} and Below GND at 85°C (Note 5)	UL 94 V-0 @ 0.125 in	

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	DC Supply Voltage	2.0	5.5	V	
V _{IN}	DC Input Voltage		0	5.5	V
Vout	DC Output Voltage		0	5.5	V
TA	Operating Temperature Range		-40	+85	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} = 3.0 V ± 0.3 V V _{CC} = 5.0 V ± 0.5 V	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			VCC	TA	T _A = 25°C		$-40^{\circ}\text{C} \leq \text{T}_{ extsf{A}} \leq 85^{\circ}\text{C}$		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
VIH	High-Level Input Voltage		2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		V
VIL	Low-Level Input Voltage		2.3 to 5.5			0.3 V _C C		0.3 V _{CC}	V
VOH	High-Level Output Voltage	I _{OH} = 100 μA	2.3 to 5.5	V _{CC} - 0.1	VCC		V _{CC} - 0.1		V
	$V_{IN} = V_{IL} \text{ or } V_{IH}$	$I_{OH} = -8 \text{ mA}$	2.3	1.9	2.1		1.9		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2	2.4		2.2		
		$I_{OH} = -16 \text{ mA}$	3.0	2.4	2.7		2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.3	2.5		2.3		
		$I_{OH} = -32 \text{ mA}$	4.5	3.8	4.0		3.8		
VOL	Low-Level Output Voltage	I _{OL} = 100 μA	2.3 to 5.5			0.1		0.1	V
	VIN = VIH or VOH	$I_{OL} = 8 \text{ mA}$	2.3		0.20	0.3		0.3	
		I _{OL} = 12 mA	2.7		0.22	0.4		0.4	
		I _{OL} = 16 mA	3.0		0.28	0.4		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.38	0.55		0.55	
		I_{OL} = 32 mA	4.5		0.42	0.55		0.55	
IN	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	0 to 5.5			±0.1		±1.0	μΑ
lOFF	Power Off-Output Leakage Current	V _{OUT} = 5.5 V	0			1		10	μΑ
ICC	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1		10	μΑ


AC ELECTRICAL CHARACTERISTICS $t_R = t_F = 3.0 \text{ ns}$


			VCC	-	$T_A = 25^{\circ}C$			$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
fMAX	Maximum Clock	$R_L = 500 \text{ M}\Omega, C_L = 50 \text{ pF}$	2.5 ± 0.2				125		MHz
	Frequency		3.3 ± 0.3				150		
			5.0 ± 0.5				175		
^t plh	Propagation Delay	$R_L = 1 M\Omega$, $C_L = 15 pF$	2.5 ± 0.2	2.0	3.8	6.5	2.0	7.0	ns
^t phI	CP to Q	$R_L = 1 M\Omega$, $C_L = 15 pF$	3.3 ± 0.3	1.5	2.8	4.5	1.4	5.0	
	(Figure 6)	$R_L = 500 \Omega, C_L = 50 pF$		2.0	3.4	5.5	1.6	6.2	
		$R_L = 1 M\Omega$, $C_L = 15 pF$	5.0 ± 0.5	1.0	2.2	3.5	1.0	3.8	
		$R_L = 500 \Omega, C_L = 50 pF$		1.5	2.6	4.0	1.4	4.7	
tpzl	Output Enable Time	$R_L = 250 \Omega, C_L = 50 pF$	2.5 ± 0.2	2.0	3.7	6.0	1.8	6.6	ns
t _{pzh}	(Figure 7)		3.3 ± 0.3	1.5	2.8	5.0	1.4	5.3	
			5.0 ± 0.5	1.0	2.2	3.7	1.0	3.9	
tplz	Output Disable Time	R _L and R ₁ = 500 Ω ,	2.5 ± 0.2	2.0	3.5	6.0	1.8	6.3	ns
^t phz	(Figure 8)	$C_{L}^{-} = 50 \text{ pF}$	3.3 ± 0.3	1.5	2.8	4.5	1.4	4.7	
			5.0 ± 0.5	1.0	2.3	3.7	1.0	3.9	
tS	Setup Time CP to D	$R_L = 500 \Omega, C_L = 50 pF$	2.5 ± 0.2				2.5		ns
	(Figure 6)		3.3 ± 0.3				2.0		
			5.0 ± 0.5				1.5		
tH	Hold Time CP to D	$R_L = 500 \Omega, C_L = 50 pF$	2.5 ± 0.2				1.5		ns
	(Figure 6)		3.3 ± 0.3				1.5		
			5.0 ± 0.5				1.5		
tW	CP Pulse Width	$R_L = 500 \Omega, C_L = 50 pF$	2.5 ± 0.2				3.0		ns
	(Figure 6)		3.3 ± 0.3				2.8		
			5.0 ± 0.5				2.5		

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	4.0	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.5 \text{ V}, V_O = 0 \text{ V or } V_{CC}$	4.0	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	25	pF
	(Note 6)	10 MHz, V_{CC} = 5.5 V, V_I = 0 V or V_{CC}	30	

6. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{In} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{In} + I_{CC} • V_{CC}.






WAVEFORM 1 – PROPAGATION DELAYS, SETUP AND HOLD TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$


WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ ns}$




 t_R = t_F = 2.5 ns (or fast as required) from 10% to 90%; Output requirements: $V_{OL} \le$ 0.8 V, $V_{OH} \ge$ 2.0 V

Figure 4. AC Waveforms

TEST CIRCUITS





CL includes load and stray capacitance Input

Figure 5.




Figure 7.

Figure 6.




Figure 8.

DEVICE ORDERING INFORMATION

	Device Nomenclature								
Device Order Number	Logic Circuit Indicator	No. of Gates per Package	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape and Reel Suffix	Package Type	Tape and Reel Size
NL17SZ374DFT2	NL	1	7	SZ	374	DF	T2	SC-88/ SOT-363/ SC70-6	178 mm, 3000 Units




Figure 9. Tape Ends for Finished Goods




Figure 10. SC-70/SC-88A/SOT-353 DFT2 Reel Configuration/Orientation




Figure 11. Reel Dimensions

REEL DIMENSIONS

Tape Size	T and R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7 in)	8.4 mm, + 1.5 mm, -0.0 (0.33 in + 0.059 in, -0.00)	14.4 mm (0.56 in)






Figure 12. Reel Winding Direction


PACKAGE DIMENSIONS

SC70-6/SC-88/SOT-363 **DF SUFFIX**

6-LEAD PACKAGE CASE 419B-02 **ISSUE H**








NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	0.071	0.087	1.80	2.20			
В	0.045	0.053	1.15	1.35			
С	0.031	0.043	0.80	1.10			
D	0.004	0.012	0.10	0.30			
G	0.026	BSC	0.65	BSC			
H		0.004		0.10			
_	0.004	0.010	0.10	0.25			
K	0.004	0.012	0.10	0.30			
N	0.008 REF		0.20	REF			
S	0.079	0.087	2.00	2.20			



ON Semiconductor and uare trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.